- N-Bit Storage Register
- J-K Serial Input

### description

These 4-bit registers feature parallel inputs, parallel outputs, J-K serial inputs, mode control, and two clock inputs. The registers have three modes of operation:

Parallel (broadside) load Shift right (the direction QA toward QD) Shift left (the direction QD toward QA)

Parallel loading is accomplished by applying the four hits of data and taking the mode control input high. The data is loaded into the associated flip-flop and appears at the outputs after the high-to-low transition of the clock-2 input. During loading, the entry of serial data is inhibited.

SN54L99 ... J PACKAGE (TOP VIEW)

Α[	1	U <sub>16</sub>	□ĸ
J [	]2	15	□Q <sub>A</sub>
в[	]3	14	□αв
c[	4	13	GND
Vcc[	_[5	12	□ac
D[	<b>]</b> 6	11	□āD
MODE [	7	10	□ α <sub>D</sub>
CLK1	8	9	CLK2

Shift right is accomplished on a high-to-low transition of clock 1 when the mode control is low. Serial data for the right-shift mode is entered at the J-K inputs. These inputs permit the first stage to perform as a J-K, a D-type, or T-type flip-flop as shown in the function table. Shift left is accomplished on the high-to-low transition of clock 2 when the mode control is high by connecting the output of each flip-flop to the parallel input of the previous flip-flop (QD to input C, etc.). Serial data for this mode is entered at the D input. The clock input may be applied commonly to clock 1 and clock 2 if both modes can be clocked from the same source. Changes at the mode control input should normally be made while both clock inputs are low; however, conditions described in the last three lines of the function table will also ensure that register contents are protected.

#### FUNCTION TABLE

INPUTS							OUTPUTS						
MODE	ODE CLOCKS SERIAL			PARALLEL			_	_	0 0-	āρ			
CONTROL	2 (L)	1 (R)	ı	ĸ	Α	В	С	D	QA	αв	αc	αD	QD.
H	Н	Х	×	х	Х	×	Х	×	Q <sub>A0</sub>	$\alpha_{B0}$	$\sigma_{\text{CO}}$	$a_{\text{D0}}$	$\overline{Q}_{D0}$
н	ı	Х	×	X	а	b	c	q	а	b	С	d	d
н	1	Х	×	X	QΒt	$\sigma_{C^{\dagger}}$	$Q_{\mathbf{D}}^{\dagger}$	d	Ω <sub>Bn</sub>	$\alpha_{\text{Cn}}$	$\alpha_{\text{Dn}}$	d	đ
L	L	н	×	X	х	X	Х	Х	Q <sub>A0</sub>	$\sigma_{B0}$	$\sigma^{C0}$	$\sigma_{D0}$	$\overline{\sigma}^{D0}$
L	×	1	L	Н	х	×	Х	X	Q <sub>AO</sub>	$Q_{A0}$	$\alpha_{\text{Bn}}$	$\alpha_{Cn}$	$\bar{\alpha}_{Cn}$
L	x	ţ	Ł	Ł	x	X	Х	Х	L.	$\mathbf{Q}_{An}$	$\alpha_{Bn}$	$\alpha_{Cn}$	$\overline{a}_{Cn}$
L	×	ļ	н	н	x	X	Х	Х	н	$\alpha_{An}$	$\alpha_{Bn}$	$Q_{Cn}$	
L	×	ļ	н	L	×	X	X	X	$\bar{Q}_{An}$	$a_{An}$	$Q_{Bn}$	$\alpha_{Cn}$	$\bar{\alpha}_{Cn}$
1 1	L	L	×	X	×	X	Х	Х	Q <sub>A0</sub>	$\sigma^{B0}$	$\alpha_{\text{CO}}$	$a_{D0}$	$\overline{\alpha}_{D0}$
1 :	L	L	x	Х	ļχ	X	X	Х	QAO	$a_{B0}$	$\alpha_{\text{CO}}$	$\sigma_{D0}$	$Q^{D0}$
1	L	Н	×	X	х	Х	X	х	Q <sub>A0</sub>	$\sigma_{B0}$	$a_{C0}$	$\sigma_{D0}$	$\bar{a}_{D0}$
†	н	L	×	X	х	X	X	Х	Q <sub>A0</sub>	$\sigma_{B0}$	$a_{C0}$	$\sigma_{D0}$	$Q^{D0}$
1 1	н	Н	×	Х	х	х	х	Х	Q <sub>A0</sub>	$Q_{80}$	$a_{co}$	$\sigma_{D0}$	_

 $^\dagger$ Shifting left requires external connection of  $Q_B$  to A,  $Q_C$  to B, and  $Q_D$  to C. Serial data is entered at input D.

H = high level (steady state), L = low level (steady state)

X = irrelevant (any input, including transitions)

1 = transition from high to low level, 1 = transition from low to high level

a, b, c, d = the level of steady state input at inputs A, B, C, or D, respectively.

 $Q_{A0}$ ,  $Q_{B0}$ ,  $Q_{C0}$ ,  $Q_{D0}$  = the level of  $Q_{A}$ ,  $Q_{B}$ ,  $Q_{C}$ , or  $Q_{D}$ , respectively, before the indicated steady state input conditions were established.


 $Q_{An}$ ,  $Q_{Bn}$ ,  $Q_{Cn}$ ,  $Q_{Dn}$  = the level of  $Q_A$ ,  $Q_B$ ,  $Q_C$ , or  $Q_D$ , respectively, before the most-recent  $\downarrow$  transition of the clock.

PRODUCTION DATA


This document contains information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




POST OFFICE BOX 225012 . DALLAS, TEXAS 75265



schematics of inputs and outputs





## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

	and (ames offici Mise Hoted)
Supply voltage, VCC (see Note 1)	
Supply voltage, V <sub>CC</sub> (see Note 1)	· · · · · · · · · · · · · · · · · · ·
Input voltage (see Note 2) Operating free-air temperature range	
Storage temperature range	
NOTES: 1. Voltage values are with respect to network ground terminal.	$-65^{\circ}$ C to $150^{\circ}$ C
2. Input voltages must be asset for ground (erminal).	

2. Input voltages must be zero or positive with respect to network ground terminal.

## recommended operating conditions

		Į :	SN54L99		
v <sub>cc</sub>	Supply voltage	MIN	NOM	MAX	UNIT
VIH	High-level input voltage	4.5	5	5.5	V
VIL	Low-level input voltage	2			V
<sup>1</sup> ОН	High-level output current			0.7	V
loL	Low-level output current			- 0.1	mΑ
tw(clock)	Width of clock pulse			2	mΑ
t <sub>su(H)</sub>	Setup time for high-level data at J, K, A, B, C, or D inputs	200			ns
t <sub>su(L)</sub>	Setup time for low-level data at J, K, A, B, C, or D inputs	100			ns
th	Hold time at J, K, A, B, C, or D inputs	120			пs
<sup>t</sup> enable 1	Time to enable clock 1 (See Figure 1)	0		$-\!\!\!\perp$	ns
<sup>t</sup> enable 2	Time to enable clock 2 (See Figure 1)	225			ns
<sup>t</sup> inhibit 1	Time to inhibit clock 1 (See Figure 1)	200		$\rightarrow$	ns ——
tinhibit 2	Time to inhibit clock 2 (See Figure 1)	100		$-\!$	ns
TA	Operating free-air temperature	0			ns
		[ - 55		125	°C

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS †							
	VOH	+,						MAX	UNIT
		V <sub>CC</sub> = MIN,	V <sub>IH</sub> = 2 V,	V <sub>IL</sub> = 0.7 V,	OH = - 0.1 mA	2.4	3.3		V
	VOL	V <sub>CC</sub> = MIN,	$V_{IH} = 2 V$	V <sub>IL</sub> = 0.7 V,	IOL = 2 mA		0.15	0.3	<u> </u>
l <sub>1</sub>	J, K, B, C, or D	1					0.15		
	M or A	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 5.5 V		ļ		0.1	mΑ	
	J, K, B, C, or D		<del></del>					0.2	
ΉН	M or A	VCC = MAX,	V <sub>1</sub> = 2.4 V			ļ		10	
	J, K, B, C, or D	<del> </del>						20	μА
'IL	M or A	V <sub>CC</sub> = MAX,	V1 = 0.3 V				-	- 0.18	
		ļ						- 0.36	mΑ
	'os \$	V <sub>CC</sub> = MAX				-3		- 15	
	1cc	V <sub>CC</sub> = MAX,	See Note 3			<del></del> -			mA
					er recommended operatin	T	3.8	9	m

<sup>1</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

NOTE 3: With all outputs and J and K inputs open, mode control at 4.5 V, inputs A through D grounded, I CC is measured after a momentary




<sup>§</sup> Not more than one output should be shorted at a time.


switching chara	cteristics, V	CC = 5 V, 1	Γ <sub>A</sub> = 25°C
	FROM	ŤΟ	

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS			ТҮР	мах	UNIT
fmax					3	5		MHz
	Any	Any	$R_L = 4 k\Omega$ ,	C <sub>L</sub> = 50 pF		115	200	ns
<sup>t</sup> PLH	,,			^		125	200	ns
<sup>t</sup> PHL			See Figures 1 and :	Z		125	200	

## PARAMETER MEASUREMENT INFORMATION



### LOAD CIRCUIT



NOTE: A input is at the low level.

### **VOLTAGE WAVEFORMS** FIGURE 1-CLOCK ENABLE/INHIBIT TIMES

- NOTES: A. The input waveforms are supplied by pulse generators having the following characteristics:  $Z_{out} \approx 50 \ \Omega$ . For data pulse generator:  $t_W \ge 150$  ns, PRR  $\le 500$  kHz,  $t_{setup(L)} = 120$  ns, and  $t_{setup(H)} = 100$  ns. For clock pulse generator:  $t_W \ge 200$  ns and PRR  $\le 1$  MHz. When testing  $t_{max}$ , vary PRR.
  - B. C<sub>L</sub> includes probe and jig capacitance.
  - C. All diodes are 1N3064 or equivalent.
  - D. When data input is applied to J and K inputs, the output waveform applies only to output  $\Omega_{\underline{A}}.$



2

- NOTES: A. The input waveforms are supplied by pulse generators having the following characteristics:  $Z_{OUt} \approx 50 \ \Omega$ . For data pulse generator:  $t_W \ge 150 \ \text{ns}$ , PRR  $\le 500 \ \text{kHz}$ ,  $t_{\text{setup}(L)} = 120 \ \text{ns}$ , and  $t_{\text{setup}(H)} = 100 \ \text{ns}$ . For clock pulse generator:  $t_W \ge 200 \ \text{ns}$  and  $t_{\text{setup}(H)} = 100 \ \text{ns}$ . For clock pulse generator:  $t_W \ge 200 \ \text{ns}$  and  $t_{\text{setup}(H)} = 100 \ \text{ns}$ .
  - B. C<sub>L</sub> includes probe and jig capacitance.
  - C. All diodes are 1N3064 or equivalent.
  - D. When data input is applied to J and K inputs, the output waveform applies only to output  $\mathbf{Q}_{\mathbf{A}}$ .

3

TTL DEVICES