

SN54AHC02 SN74AHC02

SCLS254L - DECEMBER 1995-REVISED MAY 2013


## QUADRUPLE 2-INPUT POSITIVE-NOR GATES

Check for Samples: SN54AHC02, SN74AHC02

### FEATURES

www.ti.com

- Operating Range 2-V to 5.5-V
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
    - 1000-V Charged-Device Model (C101)



### DESCRIPTION

The <u>'AHC02</u> devices contain four independent 2-input NOR gates that perform the Boolean function  $Y = \overline{A} \bullet \overline{B}$  or  $Y = \overline{A} + \overline{B}$  in positive logic.

#### **FUNCTION TABLE** (EACH GATE) OUTPUT INPUTS Α в Υ н Х L Х н L н L L LOGIC DIAGRAM (POSITIVE LOGIC) 2 8 1A 3A 10 1 3 **1**Y 9 3Y 1B 3B 5 11 2A 4 4A 13 2Y 4Y 6 12 2B 4R

Pin numbers shown are for the D, DB, DGV, J, N, NS, PW, RGY, and W packages.

53

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

### SN54AHC02 SN74AHC02

SCLS254L-DECEMBER 1995-REVISED MAY 2013



www.ti.com

### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		VALUE	UNIT
Supply voltage range, V <sub>CC</sub>		–0.5 to 7	V
Input voltage range, VI <sup>(2)</sup>		–0.5 to 7	V
Output voltage range, V <sub>O</sub> <sup>(2)</sup>		–0.5 to V <sub>CC</sub> + 0.5	V
Input clamp current, $I_{IK}$ (V <sub>I</sub> < 0)		-20	mA
Output clamp current, $I_{OK}$ (V <sub>O</sub> < 0 or V <sub>O</sub>	> V <sub>CC</sub> )	±20	mA
Continuous output current, $I_O (V_O = 0 \text{ to})$	V <sub>CC</sub> )	±25	mA
Continuous current through V <sub>CC</sub> or GND		±50	mA
	D package <sup>(3)</sup>	86	
	DB package <sup>(3)</sup>	96	
	DGV package <sup>(3)</sup>	127	
Package thermal impedance, $\theta_{JA}$	N package <sup>(3)</sup>	80	°C/W
	NS package <sup>(3)</sup>	76	
	PW package <sup>(3)</sup>	113	
	RGY package <sup>(4)</sup>	47	
Storage temperature range, T <sub>stg</sub>	· · ·	-65 to 150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

(3) The package thermal impedance is calculated in accordance with JESD 51-7.

(4) The package thermal impedance is calculated in accordance with JESD 51-5

### **RECOMMENDED OPERATING CONDITIONS**<sup>(1)</sup>

			SN54AH	C02	SN74AH	C02	
			MIN	MAX	MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		2	5.5	2	5.5	V
		V <sub>CC</sub> = 2 V	1.5		1.5		
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 3V	2.1		2.1		V
		V <sub>CC</sub> = 5.5 V	3.85		3.85		
		V <sub>CC</sub> = 2 V		0.5		0.5	
V <sub>IL</sub>	Low-level Input voltage	V <sub>CC</sub> = 3 V		0.9		0.9	V
	Land and the sec	V <sub>CC</sub> = 5.5 V		1.65		1.65	
VI	Input voltage		0	5.5	0	5.5	V
Vo	Output voltage		0	V <sub>CC</sub>	0	V <sub>CC</sub>	V
		V <sub>CC</sub> = 2 V		-50		-50	
I <sub>OH</sub>	High-level output current	$V_{CC}$ = 3.3 V ± 0.3 V		-4		-4	mA
		$V_{CC}$ = 5 V ± 0.5 V		-8		-8	
		V <sub>CC</sub> = 2 V		50		50	
I <sub>OL</sub>	Low-level output current	$V_{CC}$ = 3.3 V ± 0.3 V		4		4	mA
		$V_{CC} = 5 V \pm 0.5 V$		8		8	
A+/A.,	Innut Transition rise or fall rate	$V_{CC}$ = 3.3 V ± 0.3 V		100		100	20/1
Δt/Δv	Input Transition rise or fall rate	$V_{CC}$ = 5 V ± 0.5 V		20		20	ns/V
T <sub>A</sub>	Operating free-air temperature		-55	125	-40	125	°C

(1) All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



www.ti.com

## ELECTRICAL CHARACTERISTICS

over operating free-air temperature range (unless otherwise noted)

						T <sub>A</sub> = -55° 125°		T <sub>A</sub> = -40° 85°0		T <sub>A</sub> = -40° 125°		
PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	T <sub>A</sub> = 25°C			SN54AHC02		SN74AHC02		Recomme	UNIT	
						SN34Ar	1002	SIT FAILEDZ		SN74AHC02		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
		2 V	1.9	2		1.9		1.9		1.9		
	I <sub>OH</sub> = -50 μA	3 V	2.9	3		2.9		2.9		2.9		
V <sub>OH</sub>		4.5 V	4.4	4.5		4.4		4.4		4.4		V
	$I_{OH} = -4 \text{ mA}$	3 V	2.58			2.48		2.48		2.48		
	I <sub>OH</sub> =8 mA	4.5 V	3.94			3.8		3.8		3.8		
		2 V			0.1		0.1		0.1		0.1	
	I <sub>OL</sub> = 50 μA	3 V			0.1		0.1		0.1		0.1	
V <sub>OL</sub>		4.5 V			0.1		0.1		0.1		0.1	V
	$I_{OH} = 4 \text{ mA}$	3 V			0.36		0.5		0.44		0.5	
	I <sub>OH</sub> = 8 mA	4.5 V			0.36		0.5		0.44		0.5	
I <sub>I</sub>	$V_1 = 5.5 \text{ V or GND}$	0 V to 5.5 V			±0.1		±1 <sup>(1)</sup>		±1		±1	μA
I <sub>CC</sub>		5.5 V			2		20		20		20	μA
Ci	$V_{I} = V_{CC}$ or GND	5 V		4	10				10			pF

(1) On products compliant to MIL-PRF-38535, this parameter is not production tested at VCC = 0 V.

### SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range,  $V_{CC}$  = 3.3 V ± 0.3 V (unless otherwise noted) (see Figure 1)

						$T_A = -5$		T <sub>A</sub> = -40°C TO 85°C		T <sub>A</sub> = -40 125			
PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE			125°C		85	Ċ	Recommended		UNIT	
	(141 01)	(001101)				SN54A	HC02	SN74A	HC02	SN74AHC02			
				TYP	МАХ	MIN	МАХ	MIN	MAX	MIN	MAX		
t <sub>PLH</sub>	A or B	~	0 15 55	5.6 <sup>(1)</sup>	7.9 <sup>(1)</sup>	1 <sup>(1)</sup>	9.5 <sup>(1)</sup>	1	9.5	1	9.5	20	
t <sub>PHL</sub>	AUB	ř	C <sub>L</sub> = 15 pF	5.6 <sup>(1)</sup>	7.9 <sup>(1)</sup>	1 <sup>(1)</sup>	9.5 <sup>(1)</sup>	1	9.5	1	9.5	ns	
t <sub>PLH</sub>	A or B	×	C = 50  pE	8.1	11.4	1	13	1	13	1	13	ns	
t <sub>PHL</sub>	AUB	T	$C_L = 50 \text{ pF}$	C <sub>L</sub> = 50 pF	8.1	11.4	1	13	1	13	1	13	115

(1) On products compliant to MIL-PRF-38535, this parameter is not production tested.

### SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range,  $V_{CC}$  = 5 V ± 0.5 V (unless otherwise noted) (see Figure 1)

				_		$T_A = -5$		T <sub>A</sub> = -4		T <sub>A</sub> = -40 125				
PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	T <sub>A</sub> = 25°C		125°C		85°C		Recomm	UNIT			
	. ,	. ,				SN54AHC08		SN74AHC08		SN74A				
				TYP	MAX	MIN	MAX	MIN	MAX	MIN	MAX			
t <sub>PLH</sub>	A or B	×	C <sub>1</sub> = 15 pF	3.6 <sup>(1)</sup>	5.5 <sup>(1)</sup>	1 <sup>(1)</sup>	6.5 <sup>(1)</sup>	1	6.5	1	6.5	20		
t <sub>PHL</sub>	AUB	Т	0 <sub>L</sub> = 15 pF	3.6 <sup>(1)</sup>	5.5 <sup>(1)</sup>	1 <sup>(1)</sup>	6.5 <sup>(1)</sup>	1	6.5	1	6.5	ns		
t <sub>PLH</sub>	A or B	Y	C = 50 pF	5.1		1	8.5	1	8.5	1	8.5	ns		
t <sub>PHL</sub>	AUD	I	C <sub>L</sub> = 50 pF	C <sub>L</sub> = 50 pr	C <sub>L</sub> = 50 pF	5.1		1	8.5	1	8.5	1	8.5	115

(1) On products compliant to MIL-PRF-38535, this parameter is not production tested.

### SN54AHC02 SN74AHC02

SCLS254L-DECEMBER 1995-REVISED MAY 2013



www.ti.com

### **NOISE CHARACTERISTICS**

 $V_{CC} = 5 \ V, \ C_L = 50 \ pF, \ T_A = 25^{\circ}C^{(1)}$ 

	PARAMETER	SN74A	HC08	UNIT
	PARAMETER	MIN	SN74AHC08        MIN      MAX        0.8      -0.8        4.9	
V <sub>OL(P)</sub>	Quiet output, maximum dynamic V <sub>OL</sub>		0.8	V
V <sub>OL(V)</sub>	Quiet output, minimum dynamic V <sub>OL</sub>		-0.8	V
V <sub>OH(V)</sub>	Quiet output, minimum dynamic V <sub>OH</sub>	4.9		V
V <sub>IH(D)</sub>	High-level dynamic input voltage	3.5		V
V <sub>IL(D)</sub>	Low-level dynamic input voltage		1.5	V

(1) Characteristics are for surface-mount packages only.

### **OPERATING CHARACTERISTICS**

 $V_{CC} = 5 \text{ V}, \text{ } \text{T}_{A} = 25^{\circ}\text{C}$ 


	PARAMETER	TEST C	ONDITIONS	TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance	No load,	f = 1 MHz	15	pF

Copyright © 1995–2013, Texas Instruments Incorporated



#### www.ti.com

SCLS254L-DECEMBER 1995-REVISED MAY 2013



PARAMETER MEASUREMENT INFORMATION

- A. C<sub>L</sub> includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

- C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 1 MHz,  $Z_0 = 50 \Omega$ ,  $t_r \le 3$  ns,  $t_f \le 3$  ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

#### Figure 1. Load Circuit and Voltage Waveforms

www.ti.com

## **REVISION HISTORY**

CI	hanges from Revision K (July 2003) to Revision L P	age
•	Changed document format from Quicksilver to DocZone.	1
•	Extended operating temperature range to 125°C	2



25-Oct-2016

### PACKAGING INFORMATION

Orderable Device		Package Type		Pins		Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
5962-9752801Q2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 9752801Q2A SNJ54AHC 02FK	Samples
5962-9752801QCA	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9752801QC A SNJ54AHC02J	Samples
5962-9752801QDA	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9752801QD A SNJ54AHC02W	Samples
SN74AHC02-W	ACTIVE	WAFERSALE	YS	0		TBD	Call TI	Call TI	-40 to 125		Samples
SN74AHC02D	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC02	Samples
SN74AHC02DBLE	OBSOLETE	SSOP	DB	14		TBD	Call TI	Call TI	-40 to 125		
SN74AHC02DBR	ACTIVE	SSOP	DB	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA02	Samples
SN74AHC02DG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC02	Samples
SN74AHC02DGVR	ACTIVE	TVSOP	DGV	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA02	Samples
SN74AHC02DR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC02	Samples
SN74AHC02N	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 125	SN74AHC02N	Samples
SN74AHC02NSR	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC02	Samples
SN74AHC02PW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA02	Samples
SN74AHC02PWE4	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA02	Samples
SN74AHC02PWLE	OBSOLETE	TSSOP	PW	14		TBD	Call TI	Call TI	-40 to 125		
SN74AHC02PWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA02	Samples



25-Oct-2016

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SN74AHC02PWRE4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA02	Samples
SN74AHC02PWRG4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA02	Samples
SN74AHC02RGYR	ACTIVE	VQFN	RGY	14	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	HA02	Samples
SN74AHC02RGYRG4	ACTIVE	VQFN	RGY	14	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	HA02	Samples
SNJ54AHC02FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 9752801Q2A SNJ54AHC 02FK	Samples
SNJ54AHC02J	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9752801QC A SNJ54AHC02J	Samples
SNJ54AHC02W	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9752801QD A SNJ54AHC02W	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



#### www.ti.com

## PACKAGE OPTION ADDENDUM

25-Oct-2016

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54AHC02, SN74AHC02 :

- Catalog: SN74AHC02
- Automotive: SN74AHC02-Q1, SN74AHC02-Q1
- Enhanced Product: SN74AHC02-EP, SN74AHC02-EP
- Military: SN54AHC02

#### NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product Supports Defense, Aerospace and Medical Applications
- Military QML certified for Military and Defense Applications


# PACKAGE MATERIALS INFORMATION

www.ti.com


Texas Instruments

### TAPE AND REEL INFORMATION





### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AHC02DBR	SSOP	DB	14	2000	330.0	16.4	8.2	6.6	2.5	12.0	16.0	Q1
SN74AHC02DGVR	TVSOP	DGV	14	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
SN74AHC02DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74AHC02NSR	SO	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN74AHC02PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74AHC02RGYR	VQFN	RGY	14	3000	330.0	12.4	3.75	3.75	1.15	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

24-Jun-2013



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AHC02DBR	SSOP	DB	14	2000	367.0	367.0	38.0
SN74AHC02DGVR	TVSOP	DGV	14	2000	367.0	367.0	35.0
SN74AHC02DR	SOIC	D	14	2500	367.0	367.0	38.0
SN74AHC02NSR	SO	NS	14	2000	367.0	367.0	38.0
SN74AHC02PWR	TSSOP	PW	14	2000	367.0	367.0	35.0
SN74AHC02RGYR	VQFN	RGY	14	3000	367.0	367.0	35.0

LEADLESS CERAMIC CHIP CARRIER

FK (S-CQCC-N\*\*) 28 TERMINAL SHOWN




NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



## **MECHANICAL DATA**



- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- earrow Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated.
- The Pin 1 identifiers are either a molded, marked, or metal feature.
- G. Package complies to JEDEC MO-241 variation BA.



## RGY (S-PVQFN-N14)


## PLASTIC QUAD FLATPACK NO-LEAD

### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).


For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



#### NOTE: All linear dimensions are in millimeters





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.

D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>.

- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



### MECHANICAL DATA

### PLASTIC SMALL-OUTLINE PACKAGE

#### 0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 $\bigcirc$ Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS \*\* 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G\*\*)

**14-PINS SHOWN** 

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



J (R-GDIP-T\*\*) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

W (R-GDFP-F14)

CERAMIC DUAL FLATPACK



- NOTES: A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. This package can be hermetically sealed with a ceramic lid using glass frit.
  - D. Index point is provided on cap for terminal identification only.
  - E. Falls within MIL STD 1835 GDFP1-F14




## **MECHANICAL DATA**

PLASTIC SMALL-OUTLINE

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

### DGV (R-PDSO-G\*\*)

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153

14/16/20/56 Pins – MO-194



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



A. An integration of the information o

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



## N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.




## **MECHANICAL DATA**

MSSO002E - JANUARY 1995 - REVISED DECEMBER 2001

### DB (R-PDSO-G\*\*)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconnectivity		

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated