STB14N80K5



N-channel 800 V, 0.400 Ω typ., 12 A MDmesh™ K5 Power MOSFET in a D²PAK package

Datasheet - production data





Figure 1: Internal schematic diagram



Features

Order code	V _{DS}	R _{DS(on)} max.	I _D
STB14N80K5	800 V	0.445 Ω	12 A

- Industry's lowest R_{DS(on)} x area
- Industry's best figure of merit (FoM)
- Ultra-low gate charge
- 100% avalanche tested
- Zener-protected

Applications

• Switching applications

Description

This very high voltage N-channel Power MOSFET is designed using MDmesh™ K5 technology based on an innovative proprietary vertical structure. The result is a dramatic reduction in on-resistance and ultra-low gate charge for applications requiring superior power density and high efficiency.

Table 1: Device summary

Order code	Marking	Package	Packing
STB14N80K5	14N80K5	D ² PAK	Tape and reel

STB14N80K5 Contents

Contents

1	Electric	eal ratings	3
2	Electric	cal characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	9
4	Packag	e information	10
	4.1	D2PAK (TO-263) type A package information	10
	4.2	D2PAK (TO-263) packing information	13
5	Revisio	n history	15

STB14N80K5 Electrical ratings

1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol Parameter		Value	Unit
V _{GS}	Gate-source voltage	± 30	V
I _D	Drain current (continuous) at T _C = 25 °C	12	Α
I _D	Drain current (continuous) at T _C = 100 °C	7.4	Α
I _D ⁽¹⁾	Drain current (pulsed)	48	Α
P _{TOT}	Total dissipation at T _C = 25 °C	130	W
dv/dt (2)	Peak diode recovery voltage slope	4.5	1//
dv/dt (3)	MOSFET dv/dt ruggedness	50	V/ns
T _{stg}	Storage temperature range	EE to 150	
TJ	Operating junction temperature range		°C

Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case	0.96	°C/W
R _{thj-pcb} ⁽¹⁾	Thermal resistance junction-pcb	30	°C/W

Notes

Table 4: Avalanche characteristics

Symbol Parameter		Value	Unit		
I_{AR} Avalanche current, repetitive or not repetitive (pulse width limited by T_{jmax})		4	Α		
E _{AS}	Single pulse avalanche energy (starting $T_j = 25$ °C, $I_D = I_{AR}$, $V_{DD} = 50$ V)	270	mJ		

⁽¹⁾Pulse width limited by safe operating area.

 $^{^{(2)}}I_{SD} \le$ 12 A, di/dt \le 100 A/ μ s; $V_{DS(peak)} < V_{(BR)DSS}, V_{DD} = 640 \text{ V}$

 $^{^{(3)}}V_{DS} \le 640 \text{ V}$

 $^{^{(1)}}$ When mounted on FR-4 board of 1 inch², 2 oz Cu

Electrical characteristics STB14N80K5

2 Electrical characteristics

T_C = 25 °C unless otherwise specified

Table 5: On/off-state

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	800			V
		$V_{GS} = 0 \text{ V}, V_{DS} = 800 \text{ V}$			1	μΑ
I _{DSS}	Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 800 \text{ V}$ $T_{C} = 125 ^{\circ}\text{C}^{(1)}$			50	μΑ
I _{GSS}	Gate body leakage current	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			±10	μΑ
$V_{GS(th)}$	Gate threshold voltage	$V_{DS}=V_{GS},I_D=100\;\mu A$	3	4	5	V
R _{DS(on)}	Static drain-source on-resistance	$V_{GS} = 10 \text{ V}, I_D = 6 \text{ A}$		0.400	0.445	Ω

Notes:

Table 6: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance		-	620	1	pF
Coss	Output capacitance	$V_{DS} = 100 \text{ V}, f = 1 \text{ MHz},$ $V_{GS} = 0 \text{ V}$	1	60	ı	pF
C_{rss}	Reverse transfer capacitance	· GS — • •	1	8.0	1	pF
$C_{o(tr)}^{(1)}$	Equivalent capacitance time related	$V_{DS} = 0$ to 640 V, $V_{GS} = 0$	1	107	ı	pF
C _{o(er)} ⁽²⁾	Equivalent capacitance energy related	V	ı	39	ı	pF
R_g	Intrinsic gate resistance	$f = 1 \text{ MHz}$, $I_D = 0 \text{ A}$	-	6.5	-	Ω
Q_g	Total gate charge	$V_{DD} = 640 \text{ V}, I_D = 12 \text{ A}$	-	22	-	nC
Q_{gs}	Gate-source charge	V _{GS} = 10 V	-	4.3	1	nC
Q_{gd}	Gate-drain charge	(see Figure 16: "Test circuit for gate charge behavior"	-	16.5	-	nC

Notes:

⁽¹⁾Defined by design, not subject to production test.

 $^{^{(1)}}$ Time related is defined as a constant equivalent capacitance giving the same charging time as Coss when V_{DS} increases from 0 to 80% V_{DSS}

 $^{^{(2)}}$ Energy related is defined as a constant equivalent capacitance giving the same stored energy as Coss when V_{DS} increases from 0 to 80% V_{DSS}

Table 7: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	V _{DD} = 400 V, I _D =6 A,	-	12.5	-	ns
t _r	Rise time	$R_G = 4.7 \Omega$	-	8	-	ns
t _{d(off)}	Turn-off delay time	V _{GS} = 10 V see (Figure 15: "Test circuit for	-	33	-	ns
t _f	Fall time	resistive load switching times" and Figure 20: "Switching time waveform")	-	10	-	ns

Table 8: Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		1		12	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		48	Α
V _{SD} ⁽²⁾	Forward on voltage	I _{SD} = 12 A, V _{GS} = 0 V	1		1.5	V
t _{rr}	Reverse recovery time	I _{SD} = 12 A, di/dt = 100 A/μs,V _{DD} = 60 V (see Figure 17: "Test circuit for	-	365		ns
Q _{rr}	Reverse recovery charge		-	4.77		μC
I _{RRM}	Reverse recovery current	inductive load switching and diode recovery times")	ı	26		Α
t _{rr}	Reverse recovery time	$I_{SD} = 12 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s V}_{DD}$	-	485		ns
Q _{rr}	Reverse recovery charge	= 60 V, T _j = 150 °C (see Figure 17: "Test circuit for	- 1	5.85		μC
I _{RRM}	Reverse recovery current	inductive load switching and diode recovery times")	1	24		Α

Notes:

Table 9: Gate-source Zener diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)GSO}$	Gate-source breakdown voltage	$I_{GS}=\pm 1$ mA, $I_{D}=0$ A	30	-	-	٧

The built-in back-to-back Zener diodes are specifically designed to enhance the ESD performance of the device. The Zener voltage facilitates efficient and cost-effective device integrity protection, thus eliminating the need for additional external componentry.



⁽¹⁾Pulse width limited by safe operating area

 $^{^{(2)}}$ Pulsed: pulse duration = 300 μ s, duty cycle 1.5%

2.2 Electrical characteristics (curves)







Figure 3: Thermal impedance oct 8400 K $\delta = 0.5$ $Z_{th} = k R_{thJ-c}$ $\delta = t_p/\tau$ 0.02 0.01 0.02 0.01 0.02 0.01 0.02 0.01 0.02 0.01 0.02 0.01 0.02 0.01 0.02 0.01 0.02 0.01 0.02 0.01 0.02 0.01 0.02 0.01 0.02 0.01 0.02 0.01 0.02 0.01 0.02 0.01 0.02 0.02 0.01 0.02 0.01 0.02 0.01 0.02 0.01 0.02 0.02 0.03 0.02 0.04 0.05







STB14N80K5 Electrical characteristics

Figure 8: Capacitance variations

C
(pF)

103

104

105

Coss

Coss

Coss

106

107

108

Coss

Figure 9: Normalized gate threshold voltage vs temperature

V GS(th) GIPG171115VK84FVTH

1.2

1.0

0.8

0.6

0.4

-75

-25


25


75


125


T j(°C)

Figure 10: Normalized on-resistance vs temperature R_{DS(on)} (norm.) GIPG171115VK84FRON V_{GS} = 10 V 2.6 2.2 1.8 1.4 1.0 0.6 0.2L -75 T_j (°C) 25 75 125 -25









STB14N80K5 Test circuits

3 Test circuits

Figure 15: Test circuit for resistive load switching times


Figure 16: Test circuit for gate charge behavior


12 V 47 kΩ 100 nF D.U.T.


Vos 1 kΩ 1 kΩ 1 kΩ

AM01469v1

Figure 17: Test circuit for inductive load switching and diode recovery times







Package information 4

In order to meet environmental requirements, ST offers these devices in different grades of $\mathsf{ECOPACK}^{\texttt{@}}$ packages, depending on their level of environmental compliance. $\mathsf{ECOPACK}^{\texttt{@}}$ specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

D²PAK (TO-263) type A package information 4.1


E1 c2-L1 THERMAL PAD SEATING PLANE COPLANARITY A 1 0.25 GAUGE PLANE V2_ 0079457_A_rev22

Figure 21: D2PAK (TO-263) type A package outline

Table 10: D²PAK (TO-263) type A package mechanical data

Dim	mm				
Dim.	Min.	Тур.	Max.		
Α	4.40		4.60		
A1	0.03		0.23		
b	0.70		0.93		
b2	1.14		1.70		
С	0.45		0.60		
c2	1.23		1.36		
D	8.95		9.35		
D1	7.50	7.75	8.00		
D2	1.10	1.10 1.30			
Е	10		10.40		
E1	8.50	8.70	8.90		
E2	6.85	7.05	7.25		
е		2.54			
e1	4.88		5.28		
Н	15		15.85		
J1	2.49		2.69		
L	2.29		2.79		
L1	1.27		1.40		
L2	1.30		1.75		
R		0.4			
V2	0°		8°		


Figure 22: D²PAK (TO-263) recommended footprint (dimensions are in mm)



STB14N80K5 Package information

4.2 D²PAK (TO-263) packing information

Figure 23: Tape outline








Table 11: D2PAK tape and reel mechanical data

Таре			Reel		
Dim.	mm		Dim.	mm	
	Min.	Max.	Dilli.	Min.	Max.
A0	10.5	10.7	А		330
В0	15.7	15.9	В	1.5	
D	1.5	1.6	С	12.8	13.2
D1	1.59	1.61	D	20.2	
E	1.65	1.85	G	24.4	26.4
F	11.4	11.6	N	100	
K0	4.8	5.0	Т		30.4
P0	3.9	4.1			
P1	11.9	12.1	Base quantity		1000
P2	1.9	2.1	Bulk quantity 1000		1000
R	50				
Т	0.25	0.35			
W	23.7	24.3			

STB14N80K5 Revision history

5 Revision history

Table 12: Document revision history

Date	Revision	Changes
18-Feb-2016	1	First release.

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved