

# Low Voltage Dual 1:10 Differential ECL/PECL Clock Fanout Buffer

### MC100ES6220

The MC100ES6220 is a bipolar monolithic differential clock fanout buffer. Designed for most demanding clock distribution systems, the MC100ES6220 supports various applications that require the distribution of precisely aligned differential clock signals. Using SiGe technology and a fully differential architecture, the device offers very low skew outputs and superior digital signal characteristics. Target applications for this clock driver are high performance clock distribution in computing, networking and telecommunication systems.

#### **Features**

- Two independent 1:10 differential clock fanout buffers
- 130 ps maximum device skew
- SiGe technology
- · Supports DC to 1 GHz operation of clock or data signals
- ECL/PECL compatible differential clock outputs
- ECL/PECL compatible differential clock inputs
- Single 3.3 V, –3.3 V, 2.5 V or –2.5 V supply
- Standard 52-lead LQFP package with exposed pad for enhanced thermal characteristics
- · Supports industrial temperature range
- Pin and function compatible to the MC100EP220
- 52-lead Pb-free Package Available

### **Functional Description**

The MC100ES6220 is designed for low skew clock distribution systems and supports clock frequencies up to 1 GHz. The device consists of two independent

clock fanout buffers. The CLKA and CLKB inputs can be driven by ECL or PECL compatible signals. The input signal of each clock buffer is distributed to 10 identical, differential ECL/PECL outputs. If  $V_{BB}$  is connected to the  $\overline{CLKA}$  or  $\overline{CLKB}$  input and bypassed to GND by a 10 nF capacitor, the MC100ES6220 can be driven by single-ended ECL/PECL signals utilizing the  $V_{BB}$  bias voltage output.

In order to meet the tight skew specification of the device, both outputs of a differential output pair should be terminated, even if only one output is used. In the case where not all ten outputs are used, the output pairs on the same package side as the parts being used on that side should be terminated.

The MC100ES6220 can be operated from a single 3.3 V or 2.5 V supply. As most other ECL compatible devices, the MC100ES6220 supports positive (PECL) and negative (ECL) supplies. The MC100ES6220 is pin and function compatible to the MC100EP220.


LOW VOLTAGE DUAL
1:10 DIFFERENTIAL ECL/PECL
CLOCK FANOUT BUFFER




TB SUFFIX
52-LEAD LQFP PACKAGE
EXPOSED PAD
CASE 1336A-01



AE SUFFIX 52-LEAD LQFP PACKAGE Pb-FREE PACKAGE CASE 1336A-01








Figure 2. 52-Lead Package Pinout (Top View)

**Table 1. Pin Configuration** 

Pin	I/O	Туре	Function
CLKA, CLKA	Input	ECL/PECL	Differential reference clock signal input for fanout buffer A
CLKB, CLKB	Input	ECL/PECL	Differential reference clock signal input for fanout buffer B
QA[0-9], QA[0-9]	Output	ECL/PECL	Differential clock outputs of fanout buffer A
QB[0-9], QB[0-9]	Output	ECL/PECL	Differential clock outputs of fanout buffer B
V <sub>EE</sub> <sup>(1)</sup>	Supply		Negative power supply
V <sub>CC</sub>	Supply		Positive power supply. All $V_{\rm CC}$ pins must be connected to the positive power supply for correct DC and AC operation.
$V_{BB}$	Output	DC	Reference voltage output for single ended ECL and PECL operation

<sup>1.</sup> In ECL mode (negative power supply mode),  $V_{EE}$  is either -3.3 V or -2.5 V and  $V_{CC}$  is connected to GND (0 V). In PECL mode (positive power supply mode),  $V_{EE}$  is connected to GND (0 V) and  $V_{CC}$  is either +3.3 V or +2.5 V. In both modes, the input and output levels are referenced to the most positive supply ( $V_{CC}$ ).

Table 2. Absolute Maximum Ratings<sup>(1)</sup>

Symbol	Characteristics	Min	Max	Unit	Condition
V <sub>CC</sub>	Supply Voltage	-0.3	3.6	V	
V <sub>IN</sub>	DC Input Voltage	-0.3	V <sub>CC</sub> + 0.3	V	
V <sub>OUT</sub>	DC Output Voltage	-0.3	V <sub>CC</sub> + 0.3	V	
I <sub>IN</sub>	DC Input Current		±20	mA	
I <sub>OUT</sub>	DC Output Current		±50	mA	
T <sub>S</sub>	Storage Temperature	-65	125	°C	
T <sub>FUNC</sub>	Functional Temperature Range	T <sub>A</sub> = -40	T <sub>J</sub> = +110	°C	

Absolute maximum continuous ratings are those maximum values beyond which damage to the device may occur. Exposure to these
conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation at absolute-maximum-rated
conditions is not implied.

### **Table 3. General Specifications**

Symbol	Characteristics	Min	Тур	Max	Unit	Condition
V <sub>TT</sub>	Output Termination Voltage		$V_{CC} - 2^{(1)}$		V	
MM	ESD Protection (Machine Model)	200			V	
НВМ	ESD Protection (Human Body Model)	4000			V	
CDM	ESD Protection (Charged Device Model)				V	
LU	Latch-Up Immunity	200			mA	
C <sub>IN</sub>	Input Capacitance		4.0		pF	Inputs
$\theta_{JA}, \theta_{JC}, \\ \theta_{JB}$	Thermal Resistance (junction-to-ambient, junction-to-board, junction-to-case)	See Table	e 8. Thermal R	esistance	°C/W	
TJ	Operating Junction Temperature <sup>(2)</sup> (continuous operation) MTBF = 9.1 years	0		110	°C	

<sup>1.</sup> Output termination voltage  $V_{TT}$  = 0 V for  $V_{CC}$  = 2.5 V operation is supported but the power consumption of the device will increase.

<sup>2.</sup> Operating junction temperature impacts device life time. Maximum continuous operating junction temperature should be selected according to the application life time requirements (See application note AN1545 for more information). The device AC and DC parameters are specified up to 110°C junction temperature allowing the MC100ES6220 to be used in applications requiring industrial temperature range. It is recommended that users of the MC100ES6220 employ thermal modeling analysis to assist in applying the junction temperature specifications to their particular application.

Table 4. PECL DC Characteristics ( $V_{CC}$ = 2.5 V ± 5% or $V_{CC}$ = 3.3 V ± 5%, $V_{FF}$ = GNI
---

Symbol	Characteristics	Min	Тур	Max	Unit	Condition			
Clock Input F	Clock Input Pair CLKA, CLKA, CLKB (PECL differential signals)								
V <sub>PP</sub>	Differential Input Voltage <sup>(1)</sup>	0.1		1.3	V	Differential operation			
V <sub>CMR</sub>	Differential Cross Point Voltage <sup>(2)</sup>	1.0		V <sub>CC</sub> - 0.3	V	Differential operation			
I <sub>IN</sub>	Input Current <sup>(1)</sup>			±150	μΑ	$V_{IN} = V_{IL}$ or $V_{IN} = V_{IH}$			
Clock Inputs	(PECL single ended signals)								
V <sub>IH</sub>	Input Voltage High	V <sub>CC</sub> – 1.165		V <sub>CC</sub> - 0.880	V				
V <sub>IL</sub>	Input Voltage Low	V <sub>CC</sub> – 1.810		V <sub>CC</sub> – 1.475	V				
I <sub>IN</sub>	Input Current <sup>(3)</sup>			±150	μΑ	V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IN</sub> = V <sub>IH</sub>			
PECL Clock	Outputs (QA0-A9, QA0-A9, QB0-B9, QB0-B9)								
V <sub>OH</sub>	Output High Voltage	V <sub>CC</sub> – 1.1	V <sub>CC</sub> – 1.005	V <sub>CC</sub> – 0.7	V	$I_{OH} = -30 \text{ mA}^{(4)}$			
V <sub>OL</sub>	Output Low Voltage	V <sub>CC</sub> – 1.9	V <sub>CC</sub> – 1.705	V <sub>CC</sub> – 1.4	V	I <sub>OL</sub> = -5 mA <sup>(4)</sup>			
Supply curre	Supply current and V <sub>BB</sub>								
I <sub>EE</sub> <sup>(5)</sup>	Maximum Quiescent Supply Current without Output Termination Current		80	130	mA	V <sub>EE</sub> pins			
V <sub>BB</sub>	Output Reference Voltage	V <sub>CC</sub> – 1.42		V <sub>CC</sub> – 1.20	V	I <sub>BB</sub> = 0.3 mA			

- 1. V<sub>PP</sub> (DC) is the minimum differential input voltage swing required to maintain device functionality.
- V<sub>CMR</sub> (DC) is the crosspoint of the differential input signal. Functional operation is obtained when the crosspoint is within the V<sub>CMR</sub> (DC) range and the input swing lies within the V<sub>PP</sub> (DC) specification.
- 3. Input have internal pullup/pulldown resistors which affect the input current.
- 4. Termination 50  $\Omega$  to V<sub>TT</sub>.
- 5.  $I_{CC}$  calculation:  $I_{CC}$  = (number of differential output used)  $\times$  ( $I_{OH} + I_{OL}$ ) +  $I_{EE}$   $I_{CC}$  = (number of differential output used)  $\times$  ( $V_{OH} V_{TT}$ )  $\div$   $R_{load} + (V_{OL} V_{TT}) \div R_{load} + I_{EE}$ .

Table 5. ECL DC Characteristics (V<sub>EE</sub> = -2.5 V  $\pm$  5% or V<sub>EE</sub> = -3.3 V  $\pm$  5%, V<sub>CC</sub> = GND, T<sub>J</sub> = 0°C to +110°C)

Symbol	Characteristics	Min	Тур	Max	Unit	Condition			
Clock Input	Clock Input Pair CLKA, CLKA, CLKB (ECL differential signals)								
V <sub>PP</sub>	Differential Input Voltage <sup>(1)</sup>	0.1		1.3	V	Differential operation			
V <sub>CMR</sub>	Differential Cross Point Voltage <sup>(2)</sup>	V <sub>EE</sub> + 1.0		-0.3	V	Differential operation			
I <sub>IN</sub>	Input Current <sup>(1)</sup>			±150	μА	$V_{IN} = V_{IL}$ or $V_{IN} = V_{IH}$			
Clock Inputs	(ECL single ended signals)								
V <sub>IH</sub>	Input Voltage High	-1.165		-0.880	V				
V <sub>IL</sub>	Input Voltage Low	-1.810		-1.475	V				
I <sub>IN</sub>	Input Current <sup>(3)</sup>			±150	μΑ	V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IN</sub> = V <sub>IH</sub>			
ECL Clock C	ECL Clock Outputs (QA0-A9, QA0-A9, QB0-B9, QB0-B9)								
V <sub>OH</sub>	Output High Voltage	-1.1	-1.005	-0.7	V	$I_{OH} = -30 \text{ mA}^{(4)}$			
V <sub>OL</sub>	Output Low Voltage	-1.9	-1.705	-1.4	V	$I_{OL} = -5 \text{ mA}^{(4)}$			
Supply Curr	Supply Current and V <sub>BB</sub>								
I <sub>EE</sub> <sup>(5)</sup>	Maximum Quiescent Supply Current without Output Termination Current		80	130	mA	V <sub>EE</sub> pins			
V <sub>BB</sub>	Output Reference Voltage	-1.42		-1.20	V	I <sub>BB</sub> = 0.3 mA			

- 1.  $V_{PP}$  (DC) is the minimum differential input voltage swing required to maintain device functionality.
- V<sub>CMR</sub> (DC) is the crosspoint of the differential input signal. Functional operation is obtained when the crosspoint is within the V<sub>CMR</sub> (DC) range and the input swing lies within the V<sub>PP</sub> (DC) specification.
- 3. Input have internal pullup/pulldown resistors which affect the input current.
- 4. Termination 50  $\Omega$  to  $V_{TT}$ .
- 5.  $I_{CC}$  calculation:  $I_{CC}$  = (number of differential output used)  $x (I_{OH} + I_{OL}) + I_{EE}$   $I_{CC}$  = (number of differential output used)  $x (V_{OH} V_{TT}) \div R_{load} + (V_{OL} V_{TT}) \div R_{load} + I_{EE}$ .

Table 6. AC Characteristics	ECL: $V_{EE}$ = -3.3 V $\pm$ 5% or $V_{EE}$ = -2.5 V $\pm$ 5%, $V_{CC}$ = GND) or	
	PECL: $V_{CC}$ = 3.3 V ± 5% or $V_{CC}$ = 2.5 V ± 5%, $V_{EE}$ = GND, $T_J$ = 0°C to +	110°C) <sup>(1)</sup>

Symbol	Characteristics	Min	Тур	Max	Unit	Condition
Clock Input	Pair CLKA, CLKA, CLKB, CLKB (PECL or ECL differential	signals)		l .	ı	
V <sub>PP</sub>	Differential Input Voltage <sup>(2)</sup> (peak-to-peak)	0.3		1.3	V	
$V_{CMR}$	Differential Input Crosspoint Voltage <sup>(3)</sup> PECL ECL	1.1 V <sub>EE</sub> + 1.1		V <sub>CC</sub> - 0.3 -0.3	V V	
f <sub>CLK</sub>	Input Frequency	0		1000	MHz	Differential
PECL/ECL (	Clock Outputs (QA0-A9, QA0-A9, QB0-B9, QB0-B9)				•	
t <sub>PD</sub>	Propagation Delay CLKx to Qx0-9	285		550	ps	Differential
V <sub>O(P-P)</sub>	Differential Output Voltage (peak-to-peak)	400	600		mV	
t <sub>sk(O)</sub>	Output-to-Output Skew		60	130	ps	Differential
t <sub>sk(PP)</sub>	Output-to-Output Skew (part-to-part)			200	ps	Differential
t <sub>JIT(CC)</sub>	Output Cycle-to-Cycle Jitter RMS (1σ)			1	ps	
t <sub>SK(P)</sub>	Output Pulse Skew <sup>(4)</sup>			35	ps	
DC <sub>O</sub>	Output Duty Cycle $f_{REF} < 0.1 \text{ GHz}$ $f_{REF} < 1.0 \text{ GHz}$		50 50	50.35 53.5	% %	DC <sub>REF</sub> = 50% DC <sub>REF</sub> = 50%
t <sub>r</sub> , t <sub>f</sub>	Output Rise/Fall Time	50		350	ps	20% to 80%

- 1. AC characteristics apply for parallel output termination of 50  $\Omega$  to  $V_{TT}\!.$
- 2. V<sub>PP</sub> (AC) is the minimum differential ECL/PECL input voltage swing required to maintain AC characteristics including t<sub>PD</sub> and device-to-device skew.
- 3. V<sub>CMR</sub> (AC) is the crosspoint of the differential ECL/PECL input signal. Normal AC operation is obtained when the crosspoint is within the V<sub>CMR</sub> (AC) range and the input swing lies within the V<sub>PP</sub> (AC) specification. Violation of V<sub>CMR</sub> (AC) or V<sub>PP</sub> (AC) impacts the device propagation delay, device and part-to-part skew.
- 4. Output pulse skew is the absolute difference of the propagation delay times:  $\mid t_{pLH} t_{pHL} \mid$ .




Figure 3. MC100ES6220 AC Test Reference




Figure 4. MC100ES6220 AC Reference Measurement Waveform

### APPLICATIONS INFORMATION

### Understanding the Junction Temperature Range of the MC100ES6220

To make the optimum use of high clock frequency and low skew capabilities of the MC100ES6220, the MC100ES6220 is specified, characterized and tested for the junction temperature range of  $T_{\rm J}=0^{\circ}{\rm C}$  to +110°C. Because the exact thermal performance depends on the PCB type, design, thermal management and natural or forced air convection, the junction temperature provides an exact way to correlate the application specific conditions to the published performance data of this data sheet. The correlation of the junction temperature range to the application ambient temperature range and vice versa can be done by calculation:

$$T_J = T_A + R_{thja} \cdot P_{tot}$$

Assuming a thermal resistance (junction to ambient) of  $17^{\circ}\text{C/W}$  (2s2p board, 200 ft/min airflow, see Table 8) and a typical power consumption of 1049 mW (all outputs terminated 50 ohms to  $V_{TT}$ ,  $V_{CC}$  = 3.3 V, frequency independent), the junction temperature of the MC100ES6220 is approximately  $T_A$  + 18°C, and the minimum ambient temperature in this example case calculates to  $-18^{\circ}\text{C}$  (the maximum ambient temperature is 92°C. See Table 7). Exceeding the minimum junction temperature specification of the MC100ES6220 does not have a significant impact on the device functionality. However, the continuous use the MC100ES6220 at high ambient temperatures requires thermal management to not exceed the specified maximum junction temperature. Please see the application note AN1545 for a power consumption calculation guideline.

Table 7. Ambient Temperature Ranges (P<sub>tot</sub> = 1049 mW)

R <sub>thja</sub> (2s2p be	T <sub>A, min</sub> <sup>(1)</sup>	T <sub>A, max</sub>	
Natural convection	20°C/W	–21°C	89°C
100 ft/min	18°C/W	−19°C	91°C
200 ft/min	17°C/W	–18°C	92°C
400 ft/min	16°C/W	−17°C	93°C
800 ft/min	15°C/W	−16°C	94°C

<sup>1.</sup> The MC100ES6220 device function is guaranteed from  $T_A = -40$  °C to  $T_J = 110$  °C.

### **Maintaining Lowest Device Skew**

The MC100ES6220 guarantees low output-to-output bank skew of 100 ps and a part-to-part skew of max. 200 ps. To ensure low skew clock signals in the application, both outputs of any differential output pair need to be terminated identically, even if only one output is used. When fewer than all nine output pairs are used, identical termination of all output pairs within the output bank is recommended. This will reduce the device power consumption while maintaining minimum output skew.

### **Power Supply Bypassing**

The MC100ES6220 is a mixed analog/digital product. The differential architecture of the MC100ES6220 supports low noise signal operation at high frequencies. In order to maintain its superior signal quality, all  $V_{CC}$  pins should be bypassed by high-frequency ceramic capacitors connected to GND. If the spectral frequencies of the internally generated switching noise on the supply pins cross the series resonant point of an individual bypass capacitor, its overall impedance begins to look inductive and thus increases with increasing frequency. The parallel capacitor combination shown ensures that a low impedance path to ground exists for frequencies well above the noise bandwidth.




Figure 5. V<sub>CC</sub> Power Supply Bypass

### APPLICATIONS INFORMATION

### Using the Thermally Enhanced Package of the MC100ES6220

The MC100ES6220 uses a thermally enhanced exposed pad (EP) 52 lead LQFP package. The package is molded so that the lead frame is exposed at the surface of the package bottom side. The exposed metal pad will provide the low thermal impedance that supports the power consumption of the MC100ES6220 high-speed bipolar integrated circuit and eases the power management task for the system design. A thermal land pattern on the printed circuit board and thermal vias are recommended in order to take advantage of the enhanced thermal capabilities of the MC100ES6220. Direct soldering of the exposed pad to the thermal land will provide an efficient thermal path. In multilayer board designs, thermal vias thermally connect the exposed pad to internal copper planes. Number of vias, spacing, via diameters and land pattern design depend on the application and the amount of heat to be removed from the package. A nine thermal via array, arranged in a 3 x 3 array and using a 1.2 mm pitch in the center of the thermal land is a requirement for MC100ES6220 applications on multi-layer boards. The recommended thermal land design comprises a 3 x 3 thermal via array as shown in Figure 6, providing an efficient heat removal path.




Figure 6. Recommended thermal land pattern

The via diameter is should be approx. 0.3 mm with 1 oz. copper via barrel plating. Solder wicking inside the via resulting in voids during the solder process must be avoided. If the copper plating does not plug the vias, stencil print solder paste onto the printed circuit pad. This will supply enough solder paste to fill those vias and not starve the solder joints. The attachment process for exposed pad package is equivalent to standard surface mount packages. Figure 7 shows a recommend solder mask opening with respect to the recommended 3 x 3 thermal via array. Because a large solder mask opening may result in a poor release, the opening should be subdivided as shown in Figure 7. For the nominal

package standoff 0.1 mm, a stencil thickness of 5 to 8 mils should be considered.




Figure 7. Recommended Solder Mask Openings

For thermal system analysis and junction temperature calculation the thermal resistance parameters of the package is provided:


Table 8. Thermal Resistance<sup>(1)</sup>


ConvectionL FPM	R <sub>THJA</sub> <sup>(2)</sup> °C/W	R <sub>THJA</sub> <sup>(3)</sup> °C/W	R <sub>THJC</sub> ∘C/W	R <sub>THJB</sub> <sup>(4)</sup> °C/W		
Natural	20	48				
100	18	47	4 <sup>(5)</sup>	16		
200	17	46	4 <sup>(5)</sup> 29 <sup>(6)</sup>			
400	16	43				
800	15	41				


- 1. Applicable for a 3 x 3 thermal via array.
- Junction to ambient, four conductor layer test board (2S2P), per JES51-7 and JESD 51-5.
- 3. Junction to ambient, single layer test board, per JESD51-3.
- Junction to board, four conductor layer test board (2S2P) per JESD 51-8.
- 5. Junction to exposed pad.
- 6. Junction to top of package.


It is recommended that users employ thermal modeling analysis to assist in applying the general recommendations to their particular application. The exposed pad of the MC100ES6220 package does not have an electrical low impedance path to the substrate of the integrated circuit and its terminals. The thermal land should be connected to GND through connection of internal board layers.


### **PACKAGE DIMENSIONS**














#### NOTES:

- DIMENSIONS ARE IN MILLIMETERS.
- INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994.
- 3. DATUMS A, B AND D TO BE DETERMINED AT DATUM
  PLANE H.
- 4. DIMENSION TO BE DETERMINED AT SEATING PLANE
- C.

  STHIS DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED 0.46 mm. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND ADJACENT LEAD SHALL NOT BE LESS THAN 0.07 mm.
- A SHALL NO! BE LESS I HAIN 0.07 Mm.

  THIS DIMENSION DOES NOT INCLUDE MOLD
  PROTRUSION. ALLOWABLE PROTRUSION IS 0.25mm
  PER SIDE. THIS DIMENSION IS MAXIMUM PLSTIC
  BODY SIZE DIMENSION INCLUDING MOLD MISMATCH.
- THE LEAD TIP.

  A EXACT SHAPE OF EACH CORNER IS OPTIONAL.

  B. THESE DIMENSIONS APPLY TO THE FLAT SECTION

  OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM

  THE LEAD TIP.

CASE 1336A-01 ISSUE O 52-LEAD LQFP PACKAGE

### Innovate with IDT and accelerate your future networks. Contact:

## www.IDT.com

### For Sales

800-345-7015 408-284-8200 Fax: 408-284-2775

### **For Tech Support**

netcom@idt.com 480-763-2056

### **Corporate Headquarters**

Integrated Device Technology, Inc. 6024 Silver Creek Valley Road San Jose, CA 95138 United States 800 345 7015 +408 284 8200 (outside U.S.)

### Asia Pacific and Japan

Integrated Device Technology Singapore (1997) Pte. Ltd. Reg. No. 199707558G 435 Orchard Road #20-03 Wisma Atria Singapore 238877 +65 6 887 5505

### Europe

IDT Europe, Limited Prime House Barnett Wood Lane Leatherhead, Surrey United Kingdom KT22 7DE +44 1372 363 339

