

# GAL26CLV12

Low Voltage E<sup>2</sup>CMOS PLD Generic Array Logic™

### • HIGH PERFORMANCE E2CMOS® TECHNOLOGY

- 5 ns Maximum Propagation Delay
- Fmax = 200 MHz
- 3.5 ns Maximum from Clock Input to Data Output
- UltraMOS<sup>®</sup> Advanced CMOS Technology


### 3.3V LOW VOLTAGE 26CV12 ARCHITECTURE


- JEDEC-Compatible 3.3V Interface Standard
- Inputs and I/O Interface with Standard 5V TTL Devices
- ACTIVE PULL-UPS ON ALL PINS
- E<sup>2</sup> CELL TECHNOLOGY
  - Reconfigurable Logic
  - Reprogrammable Cells
  - 100% Tested/100% Yields
- High Speed Electrical Erasure (<100ms)
- 20 Year Data Retention
- TWELVE OUTPUT LOGIC MACROCELLS
- Maximum Flexibility for Complex Logic Designs
- Programmable Output Polarity
- PRELOAD AND POWER-ON RESET OF ALL REGISTERS
  - 100% Functional Testability
- APPLICATIONS INCLUDE:
  - Glue Logic for 3.3V Systems
- DMA Control
- State Machine Control
- High Speed Graphics Processing
- Standard Logic Speed Upgrade
- ELECTRONIC SIGNATURE FOR IDENTIFICATION

The GAL26CLV12D, at 5 ns maximum propagation delay time, provides higher performance than its 5V counterpart. The GAL26CLV12D can interface with both 3.3V and 5V signal levels. The GAL26CLV12D is manufactured using Lattice Semiconductor's advanced 3.3V E²CMOS process, which combines CMOS with Electrically Erasable (E²) floating gate technology. High speed erase times (<100ms) allow the devices to be reprogrammed quickly and efficiently.

The generic architecture provides maximum design flexibility by allowing the Output Logic Macrocell (OLMC) to be configured by the user.

Unique test circuitry and reprogrammable cells allow complete AC, DC, and functional testing during manufacture. As a result, Lattice Semiconductor delivers 100% field programmability and functionality of all GAL products. In addition, 100 erase/write cycles and data retention in excess of 20 years are specified.





Copyright © 1997 Lattice Semiconductor Corp. All brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.


LATTICE SEMICONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 97124, U.S.A. Tel. (503) 268-8000; 1-800-LATTICE; FAX (503) 268-8556; http://www.latticesemi.com

**July 1997** 



### **Commercial Grade Specifications**

Tpd (ns)	Tsu (ns)	Tco (ns)	Icc (mA)	Ordering #	Package
5	3.5	3.5	130	GAL26CLV12D-5LJ	28-Lead PLCC
7.5	5.5	4.5	130	GAL26CLV12D-7LJ	28-Lead PLCC






The GAL26CLV12D has a variable number of product terms per OLMC. Of the twelve available OLMCs, two OLMCs have access to twelve product terms (pins 20 and 22), two have access to ten product terms (pins 19 and 23), and the other eight OLMCs have eight product terms each. In addition to the product terms available for logic, each OLMC has an additional product term dedicated to output enable control.

The output polarity of each OLMC can be individually programmed to be true or inverting, in either combinatorial or registered mode. This allows each output to be individually configured as either active high or active low.

The GAL26CLV12D has a product term for Asynchronous Reset (AR) and a product term for Synchronous Preset (SP). These two product terms are common to all registered OLMCs. The Asynchronous Reset sets all registered outputs to zero any time this dedicated product term is asserted. The Synchronous Preset sets all registers to a logic one on the rising edge of the next clock pulse after this product term is asserted.

NOTE: The AR and SP product terms will force the Q output of the flip-flop into the same state regardless of the polarity of the output. Therefore, a reset operation, which sets the register output to a zero. may result in either a high or low at the output pin, depending on the pin polarity chosen.



Each of the Macrocells of the GAL26CLV12D has two primary functional modes: registered, and combinatorial I/O. The modes and the output polarity are set by two bits (S0 and S1), which are normally controlled by the logic compiler. Each of these two primary modes, and the bit settings required to enable them, are described below and on the following page.

### REGISTERED


In registered mode the output pin associated with an individual OLMC is driven by the Q output of that OLMC's D-type flip-flop. Logic polarity of the output signal at the pin may be selected by specifying that the output buffer drive either true (active high) or inverted (active low). Output tri-state control is available as an individual product-term for each OLMC, and can therefore be defined by a logic equation. The D flip-flop's /Q output is fed back into the AND array, with both the true and complement of the feedback available as inputs to the AND array.


NOTE: In registered mode, the feedback is from the /Q output of the register, and not from the pin; therefore, a pin defined as registered is an output only, and cannot be used for dynamic

I/O, as can the combinatorial pins.


COMBINATORIAL I/O
In combinatorial mode the pin associated with an individual OLMC is driven by the output of the sum term gate. Logic polarity of the output signal at the pin may be selected by specifying that the output buffer drive either true (active high) or inverted (active low). Output tri-state control is available as an individual product-term for each output, and may be individually set by the compiler as either "on" (dedicated output), "off" (dedicated input), or "product-term driven" (dynamic I/O). Feedback into the AND array is from the pin side of the output enable buffer. Both polarities (true and inverted) of the pin are fed back into the AND array.

# Discontinued Product (PCN #02-06). Contact Rochester Electronics for Availability. www.latticesemi.com/sales/discontinueddevicessales.cfm











Supply voltage V <sub>cc</sub>	0.5 to +4.6V
Input or I/O voltage applied	0.5 to +5.6V
Off-state output voltage applied	0.5 to +4.6V
Storage Temperature	65 to 150°C
Ambient Temperature with	
Power Applied	55 to 125°C

1.Stresses above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress only ratings and functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied (while programming, follow the programming specifications).

### **Commercial Devices:**

Ambient Temperature (T <sub>A</sub> )	0 to +75°C
Supply voltage (V <sub>CC</sub> )	
with Respect to Ground	+3.0 to +3.6V

### **Over Recommended Operating Conditions (Unless Otherwise Specified)**

SYMBOL	PARAMETER	CONDITION	MIN.	TYP.3	MAX.	UNITS
<b>V</b> IL	Input Low Voltage		Vss - 0.3	_	0.8	V
<b>V</b> IH	Input High Voltage		2.0	_	5.25	V
	I/O High Voltage		2.0	_	Vcc+0.5	V
IIL¹	Input or I/O Low Leakage Current	$0V \le V_{IN} \le V_{IL} (MAX.)$	_	_	-100	μΑ
<b>I</b> IH	Input or I/O High Leakage Current	( <b>V</b> cc-0.2)V ≤ <b>V</b> IN ≤ <b>V</b> CC	_	_	10	μΑ
	Input Leakage Current	<b>V</b> cc ≤ <b>V</b> IN ≤ 5.25V	_	_	10	μΑ
	I/O Leakage Current	<b>V</b> cc ≤ <b>V</b> IN ≤ 5.25V	_	_	2	mA
<b>V</b> OL	Output Low Voltage	IOL = MAX. Vin = VIL or VIH	_	_	0.4	V
		<b>I</b> oL = 500μA <b>V</b> in = <b>V</b> <sub>IL</sub> or <b>V</b> <sub>IH</sub>	_	_	0.2	V
<b>V</b> OH	Output High Voltage	IOH = MAX. Vin = VIL or VIH	2.4	_	_	V
		Iон = -100µA Vin = VIL or VIH	<b>V</b> cc-0.2V	_	_	V
<b>I</b> OL	Low Level Output Current		_	_	8	mA
<b>І</b> он	High Level Output Current		_	_	-8	mA
los <sup>2</sup>	Output Short Circuit Current	<b>V</b> cc = 3.3V <b>V</b> out = 0.5V T <sub>A</sub> = 25°C	-15	_	-80	mA

### **COMMERCIAL**

Icc	Operating Power	V <sub>IL</sub> = 0V V <sub>IH</sub> = 3.0V Unused Inputs at GND	_	90	130	mA
	Supply Current	f <sub>toggle</sub> = 15MHz Outputs Open				

<sup>1)</sup> The leakage current is due to the internal pull-up resistor on all pins. See **Input Buffer** section for more information.

<sup>2)</sup> One output at a time for a maximum duration of one second. Vout = 0.5V was selected to avoid test problems caused by tester ground degradation. Characterized but not 100% tested.

<sup>3)</sup> Typical values are at Vcc = 3.3V and T<sub>A</sub> = 25 °C




### **Over Recommended Operating Conditions**

			COM		CC	M							
PARAMETER	TEST	DESCRIPTION	-:	-5		-5		-5		-5 -7		7	UNITS
PARAMETER	COND <sup>1</sup> .	BEGONII FIGH	MIN.	MAX.	MIN.	MAX.	UNITS						
<b>t</b> pd²	Α	Input or I/O to Combinational Output	1	5	1	7.5	ns						
tco <sup>2</sup>	Α	Clock to Output Delay	1	3.5	1	4.5	ns						
tcf <sup>3</sup>	_	Clock to Feedback Delay	_	3	_	3	ns						
<b>t</b> su	_	Setup Time, Input or Feedback before Clock↑	3.5	_	5.5	_	ns						
<b>t</b> h	_	Hold Time, Input or Feedback after Clock↑	0	_	0	_	ns						
	А	Maximum Clock Frequency with External Feedback, 1/(tsu + tco)	143	_	100	_	MHz						
<b>f</b> max⁴	А	Maximum Clock Frequency with Internal Feedback, 1/(tsu + tcf)	154	_	117	_	MHz						
	А	Maximum Clock Frequency with No Feedback	200	_	142	_	MHz						
<b>t</b> wh⁴	_	Clock Pulse Duration, High	2.5	_	3.5	_	ns						
<b>t</b> wl⁴	_	Clock Pulse Duration, Low	2.5	_	3.5	_	ns						
<b>t</b> en	В	Input or I/O to Output Enabled	1	6	1	7.5	ns						
<b>t</b> dis	С	Input or I/O to Output Disabled	1	6	1	7.5	ns						
<b>t</b> ar	Α	Input or I/O to Asynchronous Reset of Register	1	6	1	9	ns						
<b>t</b> arw	_	Asynchronous Reset Pulse Duration	5.5	_	7	_	ns						
<b>t</b> arr		Asynchronous Reset to Clock↑ Recovery Time	4		5	_	ns						
<b>t</b> spr	_	Synchronous Preset to Clock↑ Recovery Time	4	_	5	_	ns						


- 1) Refer to **Switching Test Conditions** section.
- 2) Minimum values for **t**pd and **t**co are not 100% tested but established by characterization.
- 3) Calculated from fmax with internal feedback. Refer to fmax Descriptions section.
- 4) Refer to fmax Descriptions section. Characterized but not 100% tested.

	SYMBOL	PARAMETER	TYPICAL	UNITS	TEST CONDITIONS
Ī	Cı	Input Capacitance	8	pF	$V_{CC} = 3.3V, V_{I} = 0V$
	C <sub>I/O</sub>	I/O Capacitance	8	pF	$V_{CC} = 3.3V, V_{I/O} = 0V$







### **Combinatorial Output**




Input or I/O to Output Enable/Disable




**Clock Width** 




**Synchronous Preset** 



**Registered Output** 



fmax with Feedback




**Asynchronous Reset** 



# LOGIC ARRAY REGISTER


### fmax with External Feedback 1/(tsu+tco)

**Note:** fmax with external feedback is calculated from measured tsu and tco.



### fmax with No Feedback

**Note:** fmax with no feedback may be less than 1/(twh + twl). This is to allow for a clock duty cycle of other than 50%.




### fmax with Internal Feedback 1/(tsu+tcf)

**Note:** tcf is a calculated value, derived by subtracting tsu from the period of fmax w/internal feedback (tcf = 1/fmax - tsu). The value of tcf is used primarily when calculating the delay from clocking a register to a combinatorial output (through registered feedback), as shown above. For example, the timing from clock to a combinatorial output is equal to tcf + tpd.

Input Pulse Levels	GND to 3.0V			
Input Rise and Fall Times	1.5ns 10% – 90%			
Input Timing Reference Levels	1.5V			
Output Timing Reference Levels	1.5V			
Output Load	See Figure			

### **Output Load Conditions (see figure)**

Tes	t Condition	R <sub>1</sub>	C∟
Α	A		35pF
В	High Z to Active High at 1.9V	50Ω	35pF
	High Z to Active Low at 1.0V	50Ω	35pF
С	Active High to High Z at 1.9V	50Ω	35pF
	Active Low to High Z at 1.0V	50Ω	35pF



\*C<sub>L</sub> includes test fixture and probe capacitance.



An electronic signature (ES) is provided in every GAL26CLV12D device. It contains 64 bits of reprogrammable memory that can contain user-defined data. Some uses include user ID codes, revision numbers, or inventory control. The signature data is always available to the user independent of the state of the security cell.

A security cell is provided in every GAL26CLV12D device to prevent unauthorized copying of the array patterns. Once programmed, this cell prevents further read access to the functional bits in the device. This cell can only be erased by re-programming the device, so the original configuration can never be examined once this cell is programmed. The Electronic Signature is always available to the user, regardless of the state of this control cell.

GAL26CLV12D devices are designed with an on-board charge pump to negatively bias the substrate. The negative bias is of sufficient magnitude to prevent input undershoots from causing the circuitry to latch.


GAL devices are programmed using a Lattice Semiconductorapproved Logic Programmer, available from a number of manufacturers (see the the GAL Development Tools section). Complete programming of the device takes only a few seconds. Erasing of the device is transparent to the user, and is done automatically as part of the programming cycle. When testing state machine designs, all possible states and state transitions must be verified in the design, not just those required in the normal machine operations. This is because certain events may occur during system operation that throw the logic into an illegal state (power-up, line voltage glitches, brown-outs, etc.). To test a design for proper treatment of these conditions, a way must be provided to break the feedback paths, and force any desired (i.e., illegal) state into the registers. Then the machine can be sequenced and the outputs tested for correct next state conditions.

The GAL26CLV12D device includes circuitry that allows each registered output to be synchronously set either high or low. Thus, any present state condition can be forced for test sequencing. If necessary, approved GAL programmers capable of executing test vectors perform output register preload automatically.


GAL26CLV12D devices are designed with TTL level compatible input buffers. These buffers have a characteristically high impedance, and present a much lighter load to the driving logic than bipolar TTL devices.

The input and I/O pins on the GAL26CLV12D also have built-in active pull-ups. As a result, floating inputs will float to a TTL high (logic 1). However, Lattice Semiconductor recommends that all unused inputs and tri-stated I/O pins be connected to an adjacent active input, Vcc, or ground. Doing so will tend to improve noise immunity and reduce Icc for the device. (See equivalent input and I/O schematics on the following page.)

### **Typical Input Pull-up Characteristic**








Circuitry within the GAL26CLV12D provides a reset signal to all registers during power-up. All internal registers will have their Q outputs set low after a specified time (tpr,  $1\mu s$  MAX). As a result, the state on the registered output pins (if they are enabled) will be either high or low on power-up, depending on the programmed polarity of the output pins. This feature can greatly simplify state machine design by providing a known state on power-up. The timing diagram for power-up is shown below. Because of the asyn-

chronous nature of system power-up, some conditions must be met to provide a valid power-up reset of the GAL26CLV12D. First, the Vcc rise must be monotonic. Second, the clock input must be at static TTL level as shown in the diagram during power up. The registers will reset within a maximum of tpr time. As in normal system operation, avoid clocking the device until all input and feedback path setup times have been met. The clock must also meet the minimum pulse width requirements.







# Discontinued Product (PCN #02-06). Contact Rochester Electronics for Availability. www.latticesemi.com/sales/discontinueddevicessales.cfm

