



DP8420A/21A/22A microCMOS Programmable 256k/1M/4M Dynamic RAM Controller/Drivers

General Description

The DP8420A/21A/22A dynamic RAM controllers provide a low cost, single chip interface between dynamic RAM and all 8-, 16- and 32-bit systems. The DP8420A/21A/22A generate all the required access control signal timing for DRAMs. An on-chip refresh request clock is used to automatically refresh the DRAM array. Refreshes and accesses are arbitrated on chip. If necessary, a $\overline{\text{WAIT}}$ or $\overline{\text{DTACK}}$ output inserts wait states into system access cycles, including burst mode accesses. $\overline{\text{RAS}}$ low time during refreshes and $\overline{\text{RAS}}$ precharge time after refreshes and back to back accesses are guaranteed through the insertion of wait states. Separate on-chip precharge counters for each $\overline{\text{RAS}}$ output can be used for memory interleaving to avoid delayed back to back accesses because of precharge. An additional feature of the DP8422A is two access ports to simplify dual accessing. Arbitration among these ports and refresh is done on chip.

Features

- On chip high precision delay line to guarantee critical DRAM access timing parameters
- microCMOS process for low power
- High capacitance drivers for $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$ and DRAM address on chip
- On chip support for nibble, page and static column DRAMs
- Byte enable signals on chip allow byte writing in a word size up to 32 bits with no external logic
- Selection of controller speeds: 20 MHz and 25 MHz
- On board Port A/Port B (DP8422A only)/refresh arbitration logic
- Direct interface to all major microprocessors (application notes available)
- 4 $\overline{\text{RAS}}$ and 4 $\overline{\text{CAS}}$ drivers (the $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ configuration is programmable)

Control	# of Pins (PLCC)	# of Address Outputs	Largest DRAM Possible	Direct Drive Memory Capacity	Access Ports Available
DP8420A	68	9	256 kbit	4 Mbytes	Single Access Port
DP8421A	68	10	1 Mbit	16 Mbytes	Single Access Port
DP8422A	84	11	4 Mbit	64 Mbytes	Dual Access Ports (A and B)

Block Diagram




FIGURE 1

TL/F/8588-5

Table of Contents

1.0 INTRODUCTION	6.0 PORT A WAIT STATE SUPPORT
2.0 SIGNAL DESCRIPTIONS	6.1 $\overline{\text{WAIT}}$ Type Output
2.1 Address, R/W and Programming Signals	6.2 $\overline{\text{DTACK}}$ Type Output
2.2 DRAM Control Signals	6.3 Dynamically Increasing the Number of Wait States
2.3 Refresh Signals	6.4 Guaranteeing $\overline{\text{RAS}}$ Low Time and $\overline{\text{RAS}}$ Precharge Time
2.4 Port A Access Signals	7.0 $\overline{\text{RAS}}$ AND $\overline{\text{CAS}}$ CONFIGURATION MODES
2.5 Port B Access Signals (DP8422A)	7.1 Byte Writing
2.6 Common Dual Port Signals (DP8422A)	7.2 Memory Interleaving
2.7 Power Signals and Capacitor Input	7.3 Address Pipelining
2.8 Clock Inputs	7.4 Error Scrubbing
3.0 PROGRAMMING AND RESETTING	7.5 Page/Burst Mode
3.1 External Reset	8.0 TEST MODE
3.2 Programming Methods	9.0 DRAM CRITICAL TIMING PARAMETERS
3.2.1 Mode Load Only Programming	9.1 Programmable Values of t_{RAH} and t_{ASC}
3.2.2 Chip Selected Access Programming	9.2 Calculation of t_{RAH} and t_{ASC}
3.3 Internal Programming Modes	10.0 DUAL ACCESSING (DP8422A)
4.0 PORT A ACCESS MODES	10.1 Port B Access Mode
4.1 Access Mode 0	10.2 Port B Wait State Support
4.2 Access Mode 1	10.3 Common Port A and Port B Dual Port Functions
4.3 Extending CAS with Either Access Mode	10.3.1 $\overline{\text{GRANTB}}$ Output
4.4 Read-Modify-Write Cycles with Either Access Mode	10.3.2 $\overline{\text{LOCK}}$ Input
4.5 Additional Access Support Features	11.0 ABSOLUTE MAXIMUM RATINGS
4.5.1 Address Latches and Column Increment	12.0 DC ELECTRICAL CHARACTERISTICS
4.5.2 Address Pipelining	13.0 AC TIMING PARAMETERS
4.5.3 Delay $\overline{\text{CAS}}$ During Write Accesses	14.0 FUNCTIONAL DIFFERENCES BETWEEN THE DP8420A/21A/22A AND THE DP8420/21/22
5.0 REFRESH OPTIONS	15.0 DP8420A/21A/22A USER HINTS
5.1 Refresh Control Modes	
5.1.1 Automatic Internal Refresh	
5.1.2 Externally Controlled/Burst Refresh	
5.1.3 Refresh Request/Acknowledge	
5.2 Refresh Cycle Types	
5.2.1 Conventional Refresh	
5.2.2 Staggered Refresh™	
5.2.3 Error Scrubbing Refresh	
5.3 Extending Refresh	
5.4 Clearing the Refresh Address Counter	
5.5 Clearing the Refresh Request Clock	

1.0 Introduction

The DP8420A/21A/22A are CMOS Dynamic RAM controllers that incorporate many advanced features which include address latches, refresh counter, refresh clock, row, column and refresh address multiplexer, delay line, refresh/access arbitration logic and high capacitive drivers. The programmable system interface allows any manufacturer's microprocessor or bus to directly interface via the DP8420A/21A/22A to DRAM arrays up to 64 Mbytes in size.

After power up, the user must first reset and program the DP8420A/21A/22A before accessing the DRAM. The chip is programmed through the address bus.

Reset:

Due to the differences in power supplies, the internal reset circuit may not always reset correctly; therefore, an External (hardware) Reset must be performed before programming the chip.

Programming:

After resetting the chip, the user can program the controller by either one of two methods: Mode Load Only Programming or Chip Select Access Programming.

Initialization Period:

Once the DP8420A/21A/22A has been programmed for the first time, a 60 ms initialization period is entered. During this time the DRC performs refreshes to the DRAM array so further warm up cycles are unnecessary. The initialization period is entered only after the first programming after a reset.

Accessing Modes:

After resetting and programming the chip, the DP8420A/21A/22A is ready to access the DRAM. There are two modes of accessing with these controllers. Mode 0, which indicates \overline{RAS} synchronously and Mode 1, which indicates \overline{RAS} asynchronously.

Refresh Modes:

The DP8420A/21A/22A have expanded refresh capabilities compared to previous DRAM controllers. There are three modes of refreshing available: Internal Automatic Refreshing, Externally Controlled/Burst Refreshing and Refresh Request/Acknowledge Refreshing. Any of these modes can be used together or separately to achieve the desired results.

Refresh Types:

These controllers have three types of refreshing available: Conventional, Staggered and Error Scrubbing. Any refresh control mode can be used with any type of refresh.

Wait Support:

The DP8420A/21A/22A have wait support available as \overline{DTACK} or \overline{WAIT} . Both are programmable. \overline{DTACK} , Data Transfer ACKnowledge, is useful for processors whose wait signal is active high. \overline{WAIT} is useful for those processors whose wait signal is active low. The user can choose either at programming. These signals are used by the on chip arbiter to insert wait states to guarantee the arbitration between accesses, refreshes and precharge. Both signals are independent of the access mode chosen and both signals can be dynamically delayed further through the \overline{WAITIN} signal to the DP8420A/21A/22A.

Sequential Accesses (Static Column/Page Mode):

The DP8420A/21A/22A have address latches, used to latch the bank, row and column address inputs. Once the address is latched, a COLumn INCrement (COLINC) feature can be used to increment the column address. The address latches can also be programmed to be fall through. COLINC can be used for Sequential Accesses of Static Column DRAMs. Also, COLINC in conjunction with \overline{ECAS} inputs can be used for Sequential Accesses to Page Mode DRAMs.

\overline{RAS} and \overline{CAS} Configuration (Byte Writing):

The \overline{RAS} and \overline{CAS} drivers can be configured to drive a one, two or four bank memory array up to 32 bits in width. The \overline{ECAS} signals can then be used to select one of four \overline{CAS} drivers for Byte Writing with no extra logic.

Memory Interleaving:

When configuring the DP820A/21A/22A for more than one bank, Memory Interleaving can be used. By tying the low order address bits to the bank select lines B0 and B1, sequential back to back accesses will not be delayed since these controllers have separate precharge counters per bank.

Address Pipelining:

The DP8420A/21A/22A are capable of performing Address Pipelining. In address pipelining, the DRC will guarantee the column address hold time and switch the internal multiplexor to place the row address on the address bus. At this time, another memory access to another bank can be initiated.

Dual Accessing:


Finally, the DP8422A has all the features previously mentioned and unlike the DP8420A/21A, the DP8422A has a second port to allow a second CPU to access the same memory array. The DP8422A has four signals to support Dual Accessing, these signals are \overline{AREOB} , \overline{ATACKB} , \overline{LOCK} and \overline{GRANTB} . All arbitration for the two ports and refresh is done on chip by the controller through the insertion of wait states. Since the DP8422A has only one input address bus, the address lines must be multiplexed externally. The signal \overline{GRANTB} can be used for this purpose.

Terminology:

The following explains the terminology used in this data sheet. The terms negated and asserted are used. Asserted refers to a "true" signal. Thus, " $\overline{ECAS0}$ asserted" means the $\overline{ECAS0}$ input is at a logic 0. The term "COLINC asserted" means the COLINC input is at a logic 1. The term negated refers to a "false" signal. Thus, " $\overline{ECAS0}$ negated" means the $\overline{ECAS0}$ input is at a logic 1. The term "COLINC negated" means the input COLINC is at a logic 0. The table shown below clarifies this terminology.


Signal	Action	Logic Level
Active High	Asserted	High
Active High	Negated	Low
Active Low	Asserted	Low
Active Low	Negated	High

Connection Diagrams




Top View
FIGURE 2

Order Number DP8420AV-20 or DP8420AV-25
See NS Package Number V68A



Top View
FIGURE 3

Order Number DP8421AV-20 or DP8421AV-25
See NS Package Number V68A



Top View
FIGURE 4

Order Number DP8422AV-20 or DP8422AV-25
See NS Package Number V84A

TL/F/8588-2

2.0 Signal Descriptions

Pin Name	Device (if not Applicable to All)	Input/ Output	Description
2.1 ADDRESS, R/W AND PROGRAMMING SIGNALS			
R0-10 R0-9	DP8422A DP8420A/21A	I I	ROW ADDRESS: These inputs are used to specify the row address during an access to the DRAM. They are also used to program the chip when \overline{ML} is asserted (except R10).
C0-10 C0-9	DP8422A DP8420A/21A	I I	COLUMN ADDRESS: These inputs are used to specify the column address during an access to the DRAM. They are also used to program the chip when \overline{ML} is asserted (except C10).
B0, B1		I	BANK SELECT: Depending on programming, these inputs are used to select a group of \overline{RAS} and \overline{CAS} outputs to assert during an access. They are also used to program the chip when \overline{ML} is asserted.
ECAS0-3		I	ENABLE \overline{CAS}: These inputs are used to enable a single or group of \overline{CAS} outputs when asserted. In combination with the B0, B1 and the programming bits, these inputs select which \overline{CAS} output or \overline{CAS} outputs will assert during an access. The ECAS signals can also be used to toggle a group of \overline{CAS} outputs for page/nibble mode accesses. They also can be used for byte write operations. If ECAS0 is negated during programming, continuing to assert the ECAS0 while negating \overline{AREQ} or \overline{AREQB} during an access, will cause the \overline{CAS} outputs to be extended while the \overline{RAS} outputs are negated (the ECASn inputs have no effect during scrubbing refreshes).
\overline{WIN}		I	WRITE ENABLE IN: This input is used to signify a write operation to the DRAM. If ECAS0 is asserted during programming, the \overline{WE} output will follow this input. This input asserted will also cause \overline{CAS} to delay to the next positive clock edge if address bit C9 is asserted during programming.
COLINC (EXTNDRF)		I I	COLUMN INCREMENT: When the address latches are used, and \overline{RFIP} is negated, this input functions as COLINC. Asserting this signal causes the column address to be incremented by one. When \overline{RFIP} is asserted, this signal is used to extend the refresh cycle by any number of periods of CLK until it is negated.
\overline{ML}		I	MODE LOAD: This input signal, when low, enables the internal programming register that stores the programming information.
2.2 DRAM CONTROL SIGNALS			
Q0-10 Q0-9 Q0-8	DP8422A DP8421A DP8421A	O O O	DRAM ADDRESS: These outputs are the multiplexed output of the R0-9, 10 and C0-9, 10 and form the DRAM address bus. These outputs contain the refresh address whenever \overline{RFIP} is asserted. They contain high capacitive drivers with 20 Ω series damping resistors.
\overline{RAS} 0-3		O	ROW ADDRESS STROBES: These outputs are asserted to latch the row address contained on the outputs Q0-8, 9, 10 into the DRAM. When \overline{RFIP} is asserted, the \overline{RAS} outputs are used to latch the refresh row address contained on the Q0-8, 9, 10 outputs in the DRAM. These outputs contain high capacitive drivers with 20 Ω series damping resistors.
\overline{CAS} 0-3		O	COLUMN ADDRESS STROBES: These outputs are asserted to latch the column address contained on the outputs Q0-8, 9, 10 into the DRAM. These outputs have high capacitive drivers with 20 Ω series damping resistors.
\overline{WE} (\overline{RFRQ})		O O	WRITE ENABLE or REFRESH REQUEST: This output asserted specifies a write operation to the DRAM. When negated, this output specifies a read operation to the DRAM. When the DP8420A/21A/22A is programmed in address pipelining mode or when ECAS0 is negated during programming, this output will function as \overline{RFRQ} . When asserted, this pin specifies that 13 μ s or 15 μ s have passed. If $\overline{DISRFSH}$ is negated, the DP8420A/21A/22A will perform an internal refresh as soon as possible. If $\overline{DISRFSH}$ is asserted, \overline{RFRQ} can be used to externally request a refresh through the input \overline{RFSH} . This output has a high capacitive driver and a 20 Ω series damping resistor.

2.0 Signal Descriptions (Continued)

Pin Name	Device (If not Applicable to All)	Input/ Output	Description
2.3 REFRESH SIGNALS			
RFPF		O	REFRESH IN PROGRESS: This output is asserted prior to a refresh cycle and is negated when all the \overline{RAS} outputs are negated for that refresh.
RFSH		I	REFRESH: This input asserted with $\overline{DISRFSH}$ already asserted will request a refresh. If this input is continually asserted, the DP8420A/21A/22A will perform refresh cycles in a burst refresh fashion until the input is negated. If RFSH is asserted with $\overline{DISRFSH}$ negated, the internal refresh address counter is cleared (useful for burst refreshes).
$\overline{DISRFSH}$		I	DISABLE REFRESH: This input is used to disable internal refreshes and must be asserted when using RFSH for externally requested refreshes.
2.4 PORT A ACCESS SIGNALS			
ADS (ALE)		I I	ADDRESS STROBE or ADDRESS LATCH ENABLE: Depending on programming, this input can function as ADS or ALE. In mode 0, the input functions as ALE and when asserted along with \overline{CS} causes an internal latch to be set. Once this latch is set an access will start from the positive clock edge of CLK as soon as possible. In Mode 1, the input functions as \overline{ADS} and when asserted along with \overline{CS} , causes the access \overline{RAS} to assert if no other event is taking place. If an event is taking place, \overline{RAS} will be asserted from the positive edge of CLK as soon as possible. In both cases, the low going edge of this signal latches the bank, row and column address if programmed to do so.
\overline{CS}		I	CHIP SELECT: This input signal must be asserted to enable a Port A access.
AREQ		I	ACCESS REQUEST: This input signal in Mode 0 must be asserted some time after the first positive clock edge after ALE has been asserted. When this signal is negated, \overline{RAS} is negated for the access. In Mode 1, this signal must be asserted before \overline{ADS} can be negated. When this signal is negated, \overline{RAS} is negated for the access.
WAIT (DTACK)		O O	WAIT or DTACK: This output can be programmed to insert wait states into a CPU access cycle. With R7 negated during programming, the output will function as a WAIT type output. In this case, the output will be active low to signal a wait condition. With R7 asserted during programming, the output will function as \overline{DTACK} . In this case, the output will be negated to signify a wait condition and will be asserted to signify the access has taken place. Each of these signals can be delayed by a number of positive clock edges or negative clock levels of CLK to increase the microprocessor's access cycle through the insertion of wait states.
WAITIN		I	WAIT INCREASE: This input can be used to dynamically increase the number of positive clock edges of CLK until \overline{DTACK} will be asserted or WAIT will be negated during a DRAM access.

2.0 Signal Descriptions (Continued)

Pin Name	Device (If not Applicable to All)	Input/Output	Description
2.5 PORT B ACCESS SIGNALS			
AREQB	DP8422A only	I	PORT B ACCESS REQUEST: This input asserted will latch the row, column and bank address if programmed, and requests an access to take place for Port B. If the access can take place, RAS will assert immediately. If the access has to be delayed, RAS will assert as soon as possible from a positive edge of CLK.
ATACKB	DP8422A only	O	ADVANCED TRANSFER ACKNOWLEDGE PORT B: This output is asserted when the access RAS is asserted for a Port B access. This signal can be used to generate the appropriate DTACK or WAIT type signal for Port B's CPU or bus.
2.6 COMMON DUAL PORT SIGNALS			
GRANTB	DP8422A only	O	GRANT B: This output indicates which port is currently granted access to the DRAM array. When GRANTB is asserted, Port B has access to the array. When GRANTB is negated, Port A has access to the DRAM array. This signal is used to multiplex the signals R0-8, 9, 10; C0-8, 9, 10; B0-1; WIN ; LOCK and ECAS0-3 to the DP8422A when using dual accessing.
LOCK	DP8422A only	I	LOCK: This input can be used by the currently granted port to "lock out" the other port from the DRAM array by inserting wait states into the locked out port's access cycle until LOCK is negated.
2.7 POWER SIGNALS AND CAPACITOR INPUT			
VCC		I	POWER: Supply Voltage.
GND		I	GROUND: Supply Voltage Reference.
CAP		I	CAPACITOR: This input is used by the internal PLL for stabilization. The value of the ceramic capacitor should be 0.1 μ F and should be connected between this input and ground.
2.8 CLOCK INPUTS			
There are two clock inputs to the DP8420A/21A/22A, CLK and DELCLK. These two clocks may both be tied to the same clock input, or they may be two separate clocks, running at different frequencies, asynchronous to each other.			
CLK		I	SYSTEM CLOCK: This input may be in the range of 0 Hz up to 25 MHz. This input is generally a constant frequency but it may be controlled externally to change frequencies or perhaps be stopped for some arbitrary period of time. This input provides the clock to the internal state machine that arbitrates between accesses and refreshes. This clock's positive edges and negative levels are used to extend the WAIT (DTACK) signals. This clock is also used as the reference for the RAS precharge time and RAS low time during refresh. All Port A and Port B accesses are assumed to be synchronous to the system clock CLK.
DELCLK		I	DELAY LINE CLOCK: The clock input DELCLK, may be in the range of 6 MHz to 20 MHz and should be a multiple of 2 (i.e., 6, 8, 10, 12, 14, 16, 18, 20 MHz) to have the DP8420A/21A/22A switching characteristics hold. If DELCLK is not one of the above frequencies the accuracy of the internal delay line will suffer. This is because the phase locked loop that generates the delay line assumes an input clock frequency of a multiple of 2 MHz. For example, if the DELCLK input is at 7 MHz and we choose a divide by 3 (program bits C0-2) this will produce 2.333 MHz which is 16.667% off of 2 MHz. Therefore, the DP8420A/21A/22A delay line would produce delays that are shorter (faster delays) than what is intended. If divide by 4 was chosen the delay line would be longer (slower delays) than intended (1.75 MHz instead of 2 MHz). (See Section 10 for more information.) This clock is also divided to create the internal refresh clock.

3.0 Programming and Resetting

Due to the variety in power supplies power-up times, the internal power up reset circuit may not work in every design; therefore, an EXTERNAL RESET must be performed before the DRAM controller can be programmed and used.

After going through the reset procedure, the DP8420A/21A/22A can be programmed by either of two methods; Mode Load Only Programming or Chip Select Access Programming. After programming the DRC for the first time after reset, the chip enters a 60 ms initialization period, during this period the controller performs refreshes every 13 μ s or 15 μ s, this makes further DRAM warm up cycles unnecessary. After this stage the chip can be reprogrammed as many times as the user wishes and the 60 ms period will not be entered into unless the chip is reset and programmed again.

During the 60 ms initialization period, \overline{RFIP} is asserted low and \overline{RAS} toggles every 13 μ s or 15 μ s depending on the programming bit for refresh (C3). \overline{CAS} will be inactive (logic 1) and the "Q" outputs will count from 0 to 2047 refreshing the entire DRAM array. The actual initialization time period is given by the following formula. $T = 4096 * (\text{Clock Divisor Select}) * (\text{Refresh Clock Fine Tune}) / (\text{DELCLK Frq.})$

3.1 EXTERNAL RESET

At power up, if the internal power up reset worked, all internal latches and flip-flops are cleared and the part is ready to be programmed. The power up state can also be achieved by performing an External Reset, which is required to insure proper operation. External Reset is achieved by asserting \overline{ML} and $\overline{DISRFSH}$ for at least 16 positive clock edges. In order to perform simply a Reset, the \overline{ML} signal must be negated before $\overline{DISRFSH}$ is negated as shown in *Figure 5a*. This procedure will only reset the controller which now is ready for programming.

While performing an External Reset, if the user negates $\overline{DISRFSH}$ at least one clock period before negating \overline{ML} , as shown in *Figure 5b*, \overline{ML} negated will program the DP8420A/21A/22A with the values in R0-9, C0-9, B0-1 and ECAS0. The 60 ms initialization period will be entered since it is the first programming after reset. This is a good way of resetting and programming the part at the same time. Make sure the right programming bits are on the address lines before \overline{ML} is negated.

The DRC may be Reset and programmed any time on the fly, but the user must make sure that No Access or Refresh is in progress.




FIGURE 5a. Chip Reset but Not Programmed

TL/F/8588-E1




FIGURE 5b. Chip Reset and Programmed

TL/F/8588-E2

3.0 Programming and Resetting (Continued)

3.2 PROGRAMMING METHODS

3.2.1 Mode Load Only Programming

To use this method the user asserts \overline{ML} enabling the internal programming register. After \overline{ML} is asserted, a valid programming selection is placed on the address bus, B0, B1 and ECAS0 inputs, then \overline{ML} is negated. When \overline{ML} is negated the programming bits are latched into the internal programming register and the DP8420A/21A/22A is programmed, see Figure 6. When programming the chip, the controller must not be refreshing, \overline{RFIP} must be high (1) to have a successful programming.

3.2.2 Chip Selected Access Programming

The chip can also be programmed by performing a chip selected access. To program the chip using this method, \overline{ML} is asserted, then \overline{CS} is asserted and a valid programming selection is placed on the address bus. When \overline{AREQ} is asserted, the programming bits affecting the wait logic become effective immediately, then \overline{DTACK} is asserted allowing the access to terminate. After the access, \overline{ML} is negated and the rest of the programming bits take effect.




FIGURE 8. \overline{ML} Only Programming

TL/F/8588-G3




FIGURE 7. \overline{CS} Access Programming

TL/F/8588-G4

3.0 Programming and Resetting (Continued)

3.3 PROGRAMMING BIT DEFINITIONS

Symbol	Description
ECAS0	Extend CAS/Refresh Request Select
0	The $\overline{\text{CASn}}$ outputs will be negated with the $\overline{\text{RASn}}$ outputs when $\overline{\text{AREQ}}$ (or $\overline{\text{AREQB}}$, DP8422A only) is negated. The $\overline{\text{WE}}$ output pin will function as write enable.
1	The $\overline{\text{CASn}}$ outputs will be negated, during an access (Port A (or Port B, DP8422A only)) when their corresponding $\overline{\text{ECASn}}$ inputs are negated. This feature allows the $\overline{\text{CAS}}$ outputs to be extended beyond the $\overline{\text{RAS}}$ outputs negating. Scrubbing refreshes are NOT affected. During scrubbing refreshes the $\overline{\text{CAS}}$ outputs will negate along with the $\overline{\text{RAS}}$ outputs regardless of the state of the $\overline{\text{ECAS}}$ inputs. The $\overline{\text{WE}}$ output will function as ReFresh ReQuest ($\overline{\text{RFRC}}$) when this mode is programmed.
B1	Access Mode Select
0	ACCESS MODE 0: ALE pulsing high sets an internal latch. On the next positive edge of CLK, the access ($\overline{\text{RAS}}$) will start. $\overline{\text{AREQ}}$ will terminate the access.
1	ACCESS MODE 1: $\overline{\text{ADS}}$ asserted starts the access ($\overline{\text{RAS}}$) immediately. $\overline{\text{AREQ}}$ will terminate the access.
B0	Address Latch Mode
0	$\overline{\text{ADS}}$ or ALE asserted for Port A or $\overline{\text{AREQB}}$ asserted for Port B with the appropriate GRANT latch the input row, column and bank address.
1	The row, column and bank latches are fall through.
C9	Delay CAS during WRITE Accesses
0	$\overline{\text{CAS}}$ is treated the same for both READ and WRITE accesses.
1	During WRITE accesses, $\overline{\text{CAS}}$ will be asserted by the event that occurs last: $\overline{\text{CAS}}$ asserted by the internal delay line or $\overline{\text{CAS}}$ asserted on the positive edge of CLK after $\overline{\text{RAS}}$ is asserted.
C8	Row Address Hold Time
0	Row Address Hold Time = 25 ns minimum
1	Row Address Hold Time = 15 ns minimum
C7	Column Address Setup Time
0	Column Address Setup Time = 10 ns minimum
1	Column Address Setup Time = 0 ns minimum
C6, C5, C4	RAS and CAS Configuration Modes/Error Scrubbing during Refresh
0, 0, 0	$\overline{\text{RAS0-3}}$ and $\overline{\text{CAS0-3}}$ are all selected during an access. $\overline{\text{ECASn}}$ must be asserted for $\overline{\text{CASn}}$ to be asserted. B0 and B1 are not used during an access. Error scrubbing during refresh.
0, 0, 1	$\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ pairs are selected during an access by B1. $\overline{\text{ECASn}}$ must be asserted for $\overline{\text{CASn}}$ to be asserted. B1 = 0 during an access selects $\overline{\text{RAS0-1}}$ and $\overline{\text{CAS0-1}}$. B1 = 1 during an access selects $\overline{\text{RAS2-3}}$ and $\overline{\text{CAS2-3}}$. B0 is not used during an Access. Error scrubbing during refresh.
0, 1, 0	$\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ singles are selected during an access by B0-1. $\overline{\text{ECASn}}$ must be asserted for $\overline{\text{CASn}}$ to be asserted. B1 = 0, B0 = 0 during an access selects $\overline{\text{RAS0}}$ and $\overline{\text{CAS0}}$. B1 = 0, B0 = 1 during an access selects $\overline{\text{RAS1}}$ and $\overline{\text{CAS1}}$. B1 = 1, B0 = 0 during an access selects $\overline{\text{RAS2}}$ and $\overline{\text{CAS2}}$. B1 = 1, B0 = 1 during an access selects $\overline{\text{RAS3}}$ and $\overline{\text{CAS3}}$. Error scrubbing during refresh.
0, 1, 1	$\overline{\text{RAS0-3}}$ and $\overline{\text{CAS0-3}}$ are all selected during an access. $\overline{\text{ECASn}}$ must be asserted for $\overline{\text{CASn}}$ to be asserted. B1, B0 are not used during an access. No error scrubbing. ($\overline{\text{RAS}}$ only refreshing)
1, 0, 0	$\overline{\text{RAS}}$ pairs are selected by B1. $\overline{\text{CAS0-3}}$ are all selected. $\overline{\text{ECASn}}$ must be asserted for $\overline{\text{CASn}}$ to be asserted. B1 = 0 during an access selects $\overline{\text{RAS0-1}}$ and $\overline{\text{CAS0-3}}$. B1 = 1 during an access selects $\overline{\text{RAS2-3}}$ and $\overline{\text{CAS0-3}}$. B0 is not used during an access. No error scrubbing.

3.0 Programming and Resetting (Continued)

3.3 PROGRAMMING BIT DEFINITIONS (Continued)

Symbol	Description
C6, C5, C4	RAS and CAS Configuration Modes (Continued)
1, 0, 1	RAS and CAS pairs are selected by B1. ECASn must be asserted for CASn to be asserted. B1 = 0 during an access selects RAS0-1 and CAS0-1. B1 = 1 during an access selects RAS2-3 and CAS2-3. B0 is not used during an access. No error scrubbing.
1, 1, 0	RAS singles are selected by B0-1. CAS0-3 are all selected. ECASn must be asserted for CASn to be asserted. B1 = 0, B0 = 0 during an access selects RAS0 and CAS0-3. B1 = 0, B0 = 1 during an access selects RAS1 and CAS0-3. B1 = 1, B0 = 0 during an access selects RAS2 and CAS0-3. B1 = 1, B0 = 1 during an access selects RAS3 and CAS0-3. No error scrubbing.
1, 1, 1	RAS and CAS singles are selected by B0, 1. ECASn must be asserted for CASn to be asserted. B1 = 0, B0 = 0 during an access selects RAS0 and CAS0. B1 = 0, B0 = 1 during an access selects RAS1 and CAS1. B1 = 1, B0 = 0 during an access selects RAS2 and CAS2. B1 = 1, B0 = 1 during an access selects RAS3 and CAS3. No error scrubbing.
C3	Refresh Clock Fine Tune Divisor
0	Divide delay line/refresh clock further by 30 (If DELCLK/Refresh Clock Clock Divisor = 2 MHz = 15 μ s refresh period).
1	Divide delay line/refresh clock further by 26 (If DELCLK/Refresh Clock Clock Divisor = 2 MHz = 13 μ s refresh period).
C2, C1, C0	Delay Line/Refresh Clock Divisor Select
0, 0, 0	Divide DELCLK by 10 to get as close to 2 MHz as possible.
0, 0, 1	Divide DELCLK by 9 to get as close to 2 MHz as possible.
0, 1, 0	Divide DELCLK by 8 to get as close to 2 MHz as possible.
0, 1, 1	Divide DELCLK by 7 to get as close to 2 MHz as possible.
1, 0, 0	Divide DELCLK by 6 to get as close to 2 MHz as possible.
1, 0, 1	Divide DELCLK by 5 to get as close to 2 MHz as possible.
1, 1, 0	Divide DELCLK by 4 to get as close to 2 MHz as possible.
1, 1, 1	Divide DELCLK by 3 to get as close to 2 MHz as possible.
R9	Refresh Mode Select
0	RAS0-3 will all assert and negate at the same time during a refresh.
1	Staggered Refresh. RAS outputs during refresh are separated by one positive clock edge. Depending on the configuration mode chosen, either one or two RASs will be asserted.
R8	Address Pipelining Select
0	Address pipelining is selected. The DRAM controller will switch the DRAM column address back to the row address after guaranteeing the column address hold time.
1	Non-address pipelining is selected. The DRAM controller will hold the column address on the DRAM address bus until the access RASs are negated.
R7	WAIT or DTACK Select
0	WAIT type output is selected.
1	DTACK (Data Transfer ACKnowledge) type output is selected.
R6	Add Wait States to the Current Access if WAITIN is Low
0	WAIT or DTACK will be delayed by one additional positive edge of CLK.
1	WAIT or DTACK will be delayed by two additional positive edges of CLK.

3.0 Programming and Resetting (Continued)

3.3 PROGRAMMING BIT DEFINITIONS (Continued)

Symbol	Description
R5, R4	WAIT/DTACK during Burst (See Section 5.1.2 or 5.2.2)
0, 0	NO WAIT STATES; If R7 = 0 during programming, $\overline{\text{WAIT}}$ will remain negated during burst portion of access. If R7 = 1 programming, $\overline{\text{DTACK}}$ will remain asserted during burst portion of access.
0, 1	1T; If R7 = 0 during programming, $\overline{\text{WAIT}}$ will assert when the ECAS inputs are negated with $\overline{\text{AREQ}}$ asserted. $\overline{\text{WAIT}}$ will negate from the positive edge of CLK after the ECASs have been asserted. If R7 = 1 during programming, $\overline{\text{DTACK}}$ will negate when the ECAS inputs are negated with $\overline{\text{AREQ}}$ asserted. $\overline{\text{DTACK}}$ will assert from the positive edge of CLK after the ECASs have been asserted.
1, 0	$\frac{1}{2}$ T; If R7 = 0 during programming, $\overline{\text{WAIT}}$ will assert when the ECAS inputs are negated with $\overline{\text{AREQ}}$ asserted. $\overline{\text{WAIT}}$ will negate on the negative level of CLK after the ECASs have been asserted. If R7 = 1 during programming, $\overline{\text{DTACK}}$ will negate when the ECAS inputs are negated with $\overline{\text{AREQ}}$ asserted. $\overline{\text{DTACK}}$ will assert from the negative level of CLK after the ECASs have been asserted.
1, 1	0T; If R7 = 0 during programming, $\overline{\text{WAIT}}$ will assert when the ECAS inputs are negated. $\overline{\text{WAIT}}$ will negate when the ECAS inputs are asserted. If R7 = 1 during programming, $\overline{\text{DTACK}}$ will negate when the ECAS inputs are negated. $\overline{\text{DTACK}}$ will assert when the ECAS inputs are asserted.
R3, R2	WAIT/DTACK Delay Times (See Section 5.1.1 or 5.2.1)
0, 0	NO WAIT STATES; If R7 = 0 during programming, $\overline{\text{WAIT}}$ will remain high during non-delayed accesses. $\overline{\text{WAIT}}$ will negate when $\overline{\text{RAS}}$ is negated during delayed accesses.
0, 1	$\frac{1}{2}$ T; If R7 = 0 during programming, $\overline{\text{WAIT}}$ will negate on the negative level of CLK, after the access $\overline{\text{RAS}}$. 1T; If R7 = 1 during programming, $\overline{\text{DTACK}}$ will be asserted on the positive edge of CLK after the access $\overline{\text{RAS}}$.
1, 0	NO WAIT STATES, $\frac{1}{2}$ T; If R7 = 0 during programming, $\overline{\text{WAIT}}$ will remain high during non-delayed accesses. $\overline{\text{WAIT}}$ will negate on the negative level of CLK, after the access $\overline{\text{RAS}}$, during delayed accesses.
1, 1	$\frac{1}{2}$ T; If R7 = 1 during programming, $\overline{\text{DTACK}}$ will be asserted on the negative level of CLK after the access $\overline{\text{RAS}}$. 1T; If R7 = 0 during programming, $\overline{\text{WAIT}}$ will negate on the positive edge of CLK after the access $\overline{\text{RAS}}$. $1\frac{1}{2}$ T; If R7 = 1 during programming, $\overline{\text{DTACK}}$ will be asserted on the negative level of CLK after the positive edge of CLK after the access $\overline{\text{RAS}}$.
R1, R0	$\overline{\text{RAS}}$ Low and $\overline{\text{RAS}}$ Precharge Time
0, 0	$\overline{\text{RAS}}$ asserted during refresh = 2 positive edges of CLK. $\overline{\text{RAS}}$ precharge time = 1 positive edge of CLK. $\overline{\text{RAS}}$ will start from the first positive edge of CLK after GRANTB transitions (DP8422A).
0, 1	$\overline{\text{RAS}}$ asserted during refresh = 3 positive edges of CLK. $\overline{\text{RAS}}$ precharge time = 2 positive edges of CLK. $\overline{\text{RAS}}$ will start from the second positive edge of CLK after GRANTB transitions (DP8422A).
1, 0	$\overline{\text{RAS}}$ asserted during refresh = 2 positive edges of CLK. $\overline{\text{RAS}}$ precharge time = 2 positive edges of CLK. $\overline{\text{RAS}}$ will start from the first positive edge of CLK after GRANTB transitions (DP8422A).
1, 1	$\overline{\text{RAS}}$ asserted during refresh = 4 positive edges of CLK. $\overline{\text{RAS}}$ precharge time = 3 positive edges of CLK. $\overline{\text{RAS}}$ will start from the second positive edge of CLK after GRANTB transitions (DP8422A).

4.0 Port A Access Modes

The DP8420A/21A/22A have two general purpose access modes. Mode 0 $\overline{\text{RAS}}$ synchronous and Mode 1 $\overline{\text{RAS}}$ asynchronous. One of these modes is selected at programming through the B1 input. A Port A access to DRAM is initiated by two input signals: $\overline{\text{ADS}}$ (ALE) and $\overline{\text{CS}}$. The access is always terminated by one signal: $\overline{\text{AREQ}}$. These input signals should be synchronous to the input clock.

4.1 ACCESS MODE 0

Mode 0, synchronous access, is selected by negating the input B1 during programming ($\text{B1} = 0$). To initiate a Mode 0 access, ALE is pulse high and $\overline{\text{CS}}$ is asserted. If precharge time was met, a refresh of DRAM or a Port B access was not in progress, the $\overline{\text{RAS}}$ ($\overline{\text{RAS}}$ s) would be asserted on the

first rising edge of clock. If a refresh or a Port B access is in progress or precharge time is required, the controller will wait until these events have taken place and assert $\overline{\text{RAS}}$ ($\overline{\text{RAS}}$ s) on the next positive edge of clock.

Sometime after the first positive edge of clock after ALE and $\overline{\text{CS}}$ have been asserted, the input $\overline{\text{AREQ}}$ must be asserted. In single port applications, once $\overline{\text{AREQ}}$ is asserted, $\overline{\text{CS}}$ can be negated. On the other hand, ALE can stay asserted several periods of clock; however, ALE must be negated before or during the period of CLK in which $\overline{\text{AREQ}}$ is negated.

The controller samples $\overline{\text{AREQ}}$ on the every rising edge of clock after $\overline{\text{DTACK}}$ is asserted. The access will end when $\overline{\text{AREQ}}$ is sampled negated.




FIGURE 8a. Access Mode 0

TL/F/8588-60

4.0 Port A Access Modes (Continued)

4.2 ACCESS MODE 1

Mode 1, asynchronous access, is selected by asserting the input B1 during programming ($B1 = 1$). This mode allows accesses to start immediately from the access request input, \overline{ADS} . To initiate a Mode 1 access, \overline{CS} is asserted followed by \overline{ADS} asserted. If precharge time was met, a refresh of the DRAM or a Port B access was not in progress, the \overline{RAS} (\overline{RAS} s) would be asserted from \overline{ADS} being asserted. If a refresh or Port B access is in progress or precharge time is required, the controller will wait until these events have tak-

en place and assert \overline{RAS} (\overline{RAS} s) from the next rising edge of clock.

When \overline{ADS} is asserted or sometime after, \overline{AREQ} must be asserted. At this time, \overline{ADS} can be negated and \overline{AREQ} will continue the access. Also, \overline{ADS} can continue to be asserted after \overline{AREQ} has been asserted and negated; however, a new access will not start until \overline{ADS} is negated and asserted again. When address pipelining is not implemented, \overline{ADS} and \overline{AREQ} can be tied together.

The access will end when \overline{AREQ} is negated.




FIGURE 8b. Access Mode 1

TL/F/8588-62

4.0 Port A Access Modes (Continued)

4.3 EXTENDING CAS WITH EITHER ACCESS MODE

In both access modes, once $\overline{\text{AREQ}}$ is negated, $\overline{\text{RAS}}$ and $\overline{\text{DTACK}}$ if programmed will be negated. If $\overline{\text{ECAS0}}$ was asserted (0) during programming, $\overline{\text{CAS}}$ ($\overline{\text{CASs}}$) will be negated

with $\overline{\text{AREQ}}$. If $\overline{\text{ECAS0}}$ was negated (1) during programming, $\overline{\text{CAS}}$ ($\overline{\text{CASs}}$) will continue to be asserted after $\overline{\text{RAS}}$ has been negated, given that the appropriate $\overline{\text{ECAS}}$ inputs are asserted. This allows a DRAM to have data present on the data out bus while gaining $\overline{\text{RAS}}$ precharge time.




FIGURE 9a. Access Mode 0 Extending $\overline{\text{CAS}}$

TL/F/8588-61




FIGURE 9b. Access Mode 1 Extending $\overline{\text{CAS}}$

TL/F/8588-63


4.0 Port A Access Modes (Continued)

4.4 READ-MODIFY-WRITE CYCLES WITH EITHER ACCESS MODE

There are 2 methods by which this chip can be used to do read-modify-write access cycles. The first method involves doing a late write access where the \overline{WIN} input is asserted some delay after \overline{CAS} is asserted. The second method involves doing a page mode read access followed by a page mode write access with \overline{RAS} held low (see Figure 9c).

\overline{CASn} must be toggled using the \overline{ECASn} inputs and \overline{WIN} has to be changed from negated to asserted (read to write) while \overline{CAS} is negated. This method is better than changing

\overline{WIN} from negated to asserted in a late write access because here a problem may arise with DATA IN and DATA OUT being valid at the same time. This may result in a data line trying to drive two different levels simultaneously. The page mode method of a read-modify-write access allows the user to have transceivers in the system because the data in (read data) is guaranteed to be high impedance during the time the data out (write data) is valid.



TL/F/8588-G2

*There may be idle states inserted here by the CPU.

FIGURE 9c. Read-Modify-Write Access Cycle

4.0 Port A Access Modes (Continued)

4.5 ADDITIONAL ACCESS SUPPORT FEATURES

To support the different modes of accessing, the DP8420A/21A/22A offer other access features. These additional features include: Address Latches and Column Increment (for page/burst mode support), Address Pipelining, and Delay CAS (to allow the user with a multiplexed bus to ensure valid data is present before CAS is asserted).

4.5.1 Address Latches and Column Increment

The Address Latches can be programmed, through programming bit B0. They can be programmed to either latch the address or remain in a fall-through mode. If the address latches are used to latch the address, the controller will function as follows:

In Mode 0, the rising edge of ALE places the latches in fall-through, once ALE is negated, the address present in the row, column and bank input is latched.

In Mode 1, the address latches are in fall through mode until \overline{ADS} is asserted. \overline{ADS} asserted latches the address.

Once the address is latched, the column address can be incremented with the input COLINC. COLINC can be used for sequential accesses of static column DRAMs. COLINC can also be used with the ECAS inputs to support sequential accesses to page mode DRAMs as shown in Figure 10. COLINC should only be asserted when the signal \overline{RFIP} is negated during an access since this input functions as extended refresh when \overline{RFIP} is asserted. COLINC must be negated (0) when the address is being latched (\overline{ADS} falling edge in Mode 1). If COLINC is asserted with all of the bits of the column address asserted (ones), the column address will return to zero.




FIGURE 10. Column Increment

TL/F/8588-C4

The address latches function differently with the DP8422A. The DP8422A will latch the address of the currently granted port. If Port A is currently granted, the address will be latched as described in Section 4.5.1. If Port A is not granted, and requests an access, the address will be latched on the first or second positive edge of CLK after GRANTB has been negated depending on the programming bits R0, R1.

For Port B, if GRANTB is asserted, the address will be latched with \overline{AREQB} asserted. If GRANTB is negated, the address will latch on the first or second positive edge of CLK after GRANTB is asserted depending on the programming bits R0, R1.

4.0 Port A Access Modes (Continued)

4.5.2 Address Pipelining

Address pipelining is the overlapping of accesses to different banks of DRAM. If the majority of successive accesses are to a different bank, the accesses can be overlapped. Because of this overlapping, the cycle time of the DRAM accesses are greatly reduced. The DP8420A/21A/22A can be programmed to allow a new row address to be placed on the DRAM address bus after the column address hold time has been met. At this time, a new access can be initiated with \overline{ADS} or ALE, depending on the access mode, while \overline{AREQ} is used to sustain the current access. The DP8422A supports address pipelining for Port A only. This mode cannot be used with page, static column or nibble modes of operations because the DRAM column address is switched back to the row address after \overline{CAS} is asserted. This mode is programmed through address bit R8 (see Figures 11a and 11b). In this mode, the output WE always functions as RFRQ.

During address pipelining in Mode 0, shown in Figure 11c, ALE cannot be pulsed high to start another access until \overline{AREQ} has been asserted for the previous access for at least one period of CLK. \overline{DTACK} , if programmed, will be negated once \overline{AREQ} is negated. \overline{WAIT} , if programmed to insert wait states, will be asserted once ALE and \overline{CS} are asserted.

In Mode 1, shown in Figure 11d, \overline{ADS} can be negated once \overline{AREQ} is asserted. After meeting the minimum negated pulse width for \overline{ADS} , \overline{ADS} can again be asserted to start a new access. \overline{DTACK} , if programmed, will be negated once \overline{AREQ} is negated. \overline{WAIT} , if programmed, will be asserted once \overline{ADS} is asserted.

In either mode with either type of wait programmed, the DP8420A/21A/22A will still delay the access for precharge if sequential accesses are to the same bank or if a refresh takes place.




FIGURE 11a. Non-Address Pipelined Mode

TL/F/8588-G0





FIGURE 11b. Address Pipelined Mode

TL/F/8588-G1

4.0 Port A Access Modes (Continued)



TL/F/6598-C5

FIGURE 11c. Mode 0 Address Pipelining (WAIT of 0, 1/2T Has Been Programmed. WAIT is Sampled at the "T3" Falling Clock Edge)




FIGURE 11d. Mode 1 Address Pipelining (DTACK 1/2T Programmed, DTACK is Sampled at the "T3" Falling Clock Edge)

TL/F/6598-C6

4.0 Port A Access Modes (Continued)

4.5.3 Delay $\overline{\text{CAS}}$ during Write Accesses

Address bit C9 asserted during programming will cause $\overline{\text{CAS}}$ to be delayed until the first positive edge of CLK after $\overline{\text{RAS}}$ is asserted when the input $\overline{\text{WIN}}$ is asserted. Delaying $\overline{\text{CAS}}$ during write accesses ensures that the data to be written to DRAM will be setup to $\overline{\text{CAS}}$ asserting as shown in Figures

12a and 12b. If the possibility exists that data still may not be present after the first positive edge of CLK, $\overline{\text{CAS}}$ can be delayed further with the $\overline{\text{ECAS}}$ inputs. If address bit C9 is negated during programming, read and write accesses will be treated the same (with regard to $\overline{\text{CAS}}$).




FIGURE 12a. Mode 0 Delay $\overline{\text{CAS}}$

TL/F/8588-C7




FIGURE 12b. Mode 1 Delay $\overline{\text{CAS}}$

TL/F/8588-C8

5.0 Refresh Options

The DP8420A/21A/22A support three refresh control mode options:

1. Automatic Internally Controlled Refresh.
2. Externally Controlled/Burst Refresh.
3. Refresh Request/Acknowledge.

With each of the control modes above, three types of refresh can be performed.

1. All \overline{RAS} Refresh.
2. Staggered Refresh.
3. Error Scrubbing During All \overline{RAS} Refresh.

There are three inputs, $\overline{EXTNDRF}$, \overline{RFSH} and $\overline{DISRFSH}$, and two outputs, \overline{RFIP} and \overline{RFRQ} , associated with refresh. There are also ten programming bits: R0-1, R9, C0-6 and ECAS0 used to program the various types of refreshing.

Asserting the input $\overline{EXTNDRF}$, extends the refresh cycle for a single or multiple integral periods of CLK.

The output \overline{RFIP} is asserted one period of CLK before the first refresh \overline{RAS} is asserted. If an access is currently in progress, \overline{RFIP} will be asserted up to one period of CLK before the first refresh \overline{RAS} , after \overline{AREQ} or \overline{AREQB} is negated for the access (see Figure 13).


The DP8420A/21A/22A will increment the refresh address counter automatically, independent of the refresh mode used. The refresh address counter will be incremented once all the refresh \overline{RAS} s have been negated.

In every combination of refresh control mode and refresh type, the DP8420A/21A/22A is programmed to keep \overline{RAS} asserted a number of CLK periods. The time values of \overline{RAS} low during refresh are programmed through programming bits R0 and R1.

5.1 REFRESH CONTROL MODES

5.1.1. Automatic Internal Refresh

The DP8420A/21A/22A have an internal refresh clock. The period of the refresh clock is generated from the programming bits C0-3. Every period of the refresh clock, an internal refresh request is generated. As long as a DRAM access is not currently in progress and precharge time has been met, the internal refresh request will generate an automatic internal refresh. If a DRAM access is in progress, the DP8420A/21A/22A on-chip arbitration logic will wait until the access is finished before performing the refresh. The refresh/access arbitration logic can insert a refresh cycle between two address pipelined accesses. However, the refresh arbitration logic can not interrupt an access cycle to perform a refresh. To enable automatic internally controlled refreshes, the input $\overline{DISRFSH}$ must be negated.



TL/F/8588-F8

Explanation of Terms

\overline{RFRQ} = ReFresh ReQuest internal to the DP8420A/21A/22A. \overline{RFRQ} has the ability to hold off a pending access.

\overline{RFSH} = Externally requested ReFreSH

\overline{RFIP} = ReFresh in Progress

\overline{ACIP} = Port A or Port B (DP8422A only) ACcess in Progress. This means that either \overline{RAS} is low for an access or is in the process of transitioning low for an access.


FIGURE 13. DP8420A/21A/22A Access/Refresh Arbitration State Program

5.0 Refresh Options (Continued)

5.1.2 Externally Controlled/Burst Refresh

To use externally controlled/burst refresh, the user must disable the automatic internally controlled refreshes by asserting the input DISRFSH. The user is responsible for generating the refresh request by asserting the input RFSH. Pulsing RFSH low, sets an internal latch, that is used to produce the internal refresh request. The refresh cycle will

take place on the next positive edge of CLK as shown in *Figure 14a*. If an access to DRAM is in progress or precharge time for the last access has not been met, the refresh will be delayed. Since pulsing RFSH low sets a latch, the user does not have to keep RFSH low until the refresh starts. When the last refresh RAS negates, the internal refresh request latch is cleared.




TL/F/8588-64

FIGURE 14a. Single External Refreshes (2 Periods of RAS Low during Refresh Programmed)

By keeping RFSH asserted past the positive edge of CLK which ends the refresh cycle as shown in *Figure 14b*, the user will perform another refresh cycle. Using this technique, the user can perform a burst refresh consisting of any number of refresh cycles. Each refresh cycle during a burst refresh will meet the refresh RAS low time and the RAS precharge time (programming bits R0-1).

If the user desires to burst refresh the entire DRAM (all row addresses) he could generate an end of count signal (burst refresh finished) by looking at one of the DP8420A/21A/22A high address outputs (Q7, Q8, Q9 or Q10) and the RFP output. The Qn outputs function as a decode of how many row addresses have been refreshed (Q7 = 128 refreshes, Q8 = 256 refreshes, Q9 = 512 refreshes, Q10 = 1024 refreshes).



TL/F/8588-65

FIGURE 14b. External Burst Refresh (2 Periods of RAS Precharge, 2 Periods of Refresh RAS Low during Refresh Programmed)

5.0 Refresh Options (Continued)

5.1.3 Refresh Request/Acknowledge

The DP8420A/21A/22A can be programmed to output internal refresh requests. When the user programs ECAS0 negated (1) and/or address pipelining mode is selected, the WE output functions as RFRQ. RFRQ (WE) will be asserted by one of two events:

First, when the external circuitry pulses low the input RFSH which will request an external refresh.

Second, when the internal refresh clock has expired, which signals that another refresh is needed.


An example of the first case, where an external refresh is requested while RFRQ is negated (1), is shown in Figure 15a. Notice that RFRQ will be asserted from a positive edge of clock.

On the second case, when the RFRQ is asserted from the expiration of the internal refresh clock, the user has two options:

First, if DISRFSH is negated, an automatic internal refresh will take place. See Figure 15b.


Second, with DISRFSH asserted, RFRQ will stay asserted until RFSH is pulsed low. This option will cause an externally requested/burst refresh to take place. See Figure 15c.

RFRQ will go high and then assert (toggle) if additional periods of the internal refresh clock have expired and neither an externally controlled refresh nor an automatically controlled internal refresh have taken place, see Figure 15d. If a time critical event, or long accesses like page/static column mode can not be interrupted, RFRQ pulsing high can be used to increment a counter. This counter can be used to perform a burst refresh of the number of refreshes missed (through the RFSH input).



TL/F/8588-66


FIGURE 15a. Externally Controlled Single and Burst Refresh with Refresh Request (RFRQ) Output (2 Periods of RAS Low during Refresh Programmed)



TL/F/8588-67


FIGURE 15b. Automatic Internal Refresh with Refresh Request (3T of RAS Low during Refresh Programmed)

5.0 Refresh Options (Continued)



TLF/8588-65

FIGURE 15c. External Burst Refresh (2 Periods of RAS Precharge, 2 Periods of Refresh RAS Low during Refresh Programmed)



TLF/8588-66

FIGURE 15d. Refresh Request Timing

5.0 Refresh Options (Continued)

5.2 REFRESH CYCLE TYPES

Three different types of refresh cycles are available for use. The three different types are mutually exclusive and can be used with any of the three modes of refresh control. The three different refresh cycle types are: all RAS refresh, staggered RAS refresh and error scrubbing during all RAS refresh. In all refresh cycle types, the RAS precharge time is guaranteed: between the previous access RAS ending and the refresh RAS0 starting; between refresh RAS3 ending and access RAS beginning; between burst refresh RASs.

5.2.1 Conventional RAS Refresh

A conventional refresh cycle causes RAS0-3 to all assert from the first positive edge of CLK after RFIP is asserted as shown in Figure 16. RAS0-3 will stay asserted until the number of positive edges of CLK programmed have passed. On the last positive edge, RAS0-3, and RFIP will be negated. This type of refresh cycle is programmed by negating address bit R9 during programming.




FIGURE 16. Conventional RAS Refresh

TL/F/8588-69

5.2.2 Staggered RAS Refresh

A staggered refresh staggers each RAS or group of RASs by a positive edge of CLK as shown in Figure 17. The number of RASs, which will be asserted on each positive edge of CLK, is determined by the RAS, CAS configuration mode programming bits C4-C6. If single RAS outputs are selected during programming, then each RAS will assert on successive positive edges of CLK. If two RAS outputs are selected during programming then RAS0 and RAS1 will assert

on the first positive edge of CLK after RFIP is asserted. RAS2 and RAS3 will assert on the second positive edge of CLK after RFIP is asserted. If all RAS outputs were selected during programming, all RAS outputs would assert on the first positive edge of CLK after RFIP is asserted. Each RAS or group of RASs will meet the programmed RAS low time and then negate.




FIGURE 17. Staggered RAS Refresh

TL/F/8588-70

5.0 Refresh Options (Continued)

5.2.3 Error Scrubbing during Refresh

The DP8420A/21A/22A support error scrubbing during all RAS DRAM refreshes. Error scrubbing during refresh is selected through bits C4–C6 with bit R9 negated during programming. Error scrubbing can not be used with staggered refresh (see Section 8.0). Error scrubbing during refresh allows a CAS or group of CASs to assert during the all RAS refresh as shown in *Figure 18*. This allows data to be read from the DRAM array and passed through an Error Detection And Correction Chip, EDAC. If the EDAC determines that the data contains a single bit error and corrects that error, the refresh cycle can be extended with the input ex-

tend refresh, EXTNDRF, and a read-modify-write operation can be performed by asserting WE. It is the responsibility of the designer to ensure that WE is negated. The DP8422A has a 24-bit internal refresh address counter that contains the 11 row, 11 column and 2 bank addresses. The DP8420A/21A have a 22-bit internal refresh address counter that contains the 10 row, 10 column and 2 bank addresses. These counters are configured as bank, column, row with the row address as the least significant bits. The bank counter bits are then used with the programming selection to determine which CAS or group of CASs will assert during a refresh.




FIGURE 18. Error Scrubbing during Refresh

TL/F/85568-46

5.0 Refresh Options (Continued)

5.3 EXTENDING REFRESH

The programmed number of periods of CLK that refresh RASs are asserted can be extended by one or multiple periods of CLK. Only the all RAS (with or without error scrubbing) type of refresh can be extended. To extend a refresh cycle, the input extend refresh, EXTNDRF, must be asserted before the positive edge of CLK that would have negated all the RAS outputs during the refresh cycle and after the positive edge of CLK which starts all RAS outputs during the refresh as shown in *Figure 19*. This will extend the refresh to the next positive edge of CLK and EXTNDRF will be sampled again. The refresh cycle will continue until EXTNDRF is sampled low on a positive edge of CLK.




FIGURE 19. Extending Refresh with the Extend Refresh (EXTNDRF) Input

TL/F/8588-71




FIGURE 20a. Clearing the Refresh Address Counter

TL/F/8588-72




FIGURE 20b. Clearing the Refresh Counter during Burst


TL/F/8588-73

5.0 Refresh Options (Continued)

5.5 CLEARING THE REFRESH REQUEST CLOCK

The refresh request clock can be cleared by negating $\overline{\text{DISRFSH}}$ and asserting $\overline{\text{RFSH}}$ for 500 ns, one period of the internal 2 MHz clock as shown in *Figure 21*. By clearing the

refresh request clock, the user is guaranteed that an internal refresh request will not be generated for approximately 15 μs , one refresh clock period, from the time $\overline{\text{RFSH}}$ is negated. This action will also clear the refresh address counter.



TL/F/8588-75

FIGURE 21. Clearing the Refresh Request Clock Counter

6.0 Port A Wait State Support

Wait states allow a CPU's access cycle to be increased by one or multiple CPU clock periods. The wait or ready input is named differently by CPU manufacturers. However, any CPU's wait or ready input is compatible with either the $\overline{\text{WAIT}}$ or $\overline{\text{DTACK}}$ output of the DP8420A/21A/22A. The user determines whether to program $\overline{\text{WAIT}}$ or $\overline{\text{DTACK}}$ (R7) and which value to select for $\overline{\text{WAIT}}$ or $\overline{\text{DTACK}}$ (R2, R3) depending upon the CPU used and where the CPU samples its wait input during an access cycle.

The decision to terminate the CPU access cycle is directly affected by the speed of the DRAMs used. The system designer must ensure that the data from the DRAMs will be present for the CPU to sample or that the data has been written to the DRAM before allowing the CPU access cycle to terminate.


The insertion of wait states also allows a CPU's access cycle to be extended until the DRAM access has taken place. The DP8420A/21A/22A insert wait states into CPU access cycles due to; guaranteeing precharge time, refresh currently in progress, user programmed wait states, the $\overline{\text{WAITIN}}$ signal being asserted and $\overline{\text{GRANTB}}$ not being valid (DP8422A only). If one of these events is taking place and the CPU starts an access, the DP8420A/21A/22A will insert wait states into the access cycle, thereby increasing the

length of the CPU's access. Once the event has been completed, the DP8420A/21A/22A will allow the access to take place and stop inserting wait states.

There are six programming bits, R2-R7; an input, $\overline{\text{WAITIN}}$; and an output that functions as $\overline{\text{WAIT}}$ or $\overline{\text{DTACK}}$.

6.1 WAIT TYPE OUTPUT

With the R7 address bit negated during programming, the user selects the $\overline{\text{WAIT}}$ output. As long as $\overline{\text{WAIT}}$ is sampled asserted by the CPU, wait states (extra clock periods) are inserted into the current access cycle as shown in *Figure 22*. Once $\overline{\text{WAIT}}$ is sampled negated, the access cycle is completed by the CPU. $\overline{\text{WAIT}}$ is asserted at the beginning of a chip selected access and is programmed to negate a number of positive edges and/or negative levels of CLK from the event that starts the access. $\overline{\text{WAIT}}$ can also be programmed to function in page/burst mode applications. Once $\overline{\text{WAIT}}$ is negated during an access, and the $\overline{\text{ECAS}}$ inputs are negated with $\overline{\text{AREQ}}$ asserted, $\overline{\text{WAIT}}$ can be programmed to toggle, following the $\overline{\text{ECAS}}$ inputs. Once $\overline{\text{AREQ}}$ is negated, ending the access, $\overline{\text{WAIT}}$ will stay negated until the next chip selected access. For more details about $\overline{\text{WAIT}}$ Type Output, see Application Note AN-773.



TL/F/8588-76

FIGURE 22. $\overline{\text{WAIT}}$ Type Output

6.0 Port A Wait State Support (Continued)




FIGURE 24b. \overline{WAITIN} Example (\overline{WAIT} is Sampled at the End of "T2").

TL/F/8588-C2

6.4 GUARANTEEING \overline{RAS} LOW TIME AND \overline{RAS} PRECHARGE TIME

The DP8420A/21A/22A will guarantee \overline{RAS} precharge time between accesses; between refreshes; and between access and refreshes. The programming bits R0 and R1 are used to program combinations of \overline{RAS} precharge time and \overline{RAS} low time referenced by positive edges of CLK. \overline{RAS} low time is programmed for refreshes only. During an access, the system designer guarantees the time \overline{RAS} is asserted through the DP8420A/21A/22A wait logic. Since inserting wait states into an access increases the length of the CPU signals which are used to create \overline{ADS} or ALE and \overline{AREQ} , the time that \overline{RAS} is asserted can be guaranteed.

The precharge time is also guaranteed by the DP8420A/21A/22A. Each \overline{RAS} output has a separate posi-

tive edge of CLK counter. \overline{AREQ} is negated setup to a positive edge of CLK to terminate the access. That positive edge is $1T$. The next positive edge is $2T$. \overline{RAS} will not be asserted until the programmed number of positive edges of CLK have passed as shown in Figure 25. Once the programmed precharge time has been met, \overline{RAS} will be asserted from the positive edge of CLK. However, since there is a precharge counter per \overline{RAS} , an access using another \overline{RAS} will not be delayed. Precharge time before a refresh is always referenced from the access \overline{RAS} negating before $\overline{RAS0}$ for the refresh asserting. After a refresh, precharge time is referenced from $\overline{RAS3}$ negating, for the refresh, to the access \overline{RAS} asserting.




FIGURE 25. Guaranteeing \overline{RAS} Precharge (\overline{DTACK} is Sampled at the "T2" Falling Clock Edge)


TL/F/8588-C3

7.0 RAS and CAS Configuration Modes

The DP8420A/21A/22A allow the user to configure the DRAM array to contain one, two or four banks of DRAM. Depending on the functions used, certain considerations must be used when determining how to set up the DRAM array. Programming address bits C4, C5 and C6 along with bank selects, B0-1, and CAS enables, ECAS0-3, determine which RAS or group of RASs and which CAS or group of CASs will be asserted during an access. Different memory schemes are described. The DP8420A/21A/22A is specified driving a heavy load of 72 DRAMs, representing four banks of DRAM with 16-bit words and 2 parity bits. The DP8420A/21A/22A can drive more than 72 DRAMs, but the AC timing must be increased. Since the RAS and CAS outputs are configurable, all RAS and CAS outputs should be used for the maximum amount of drive.


7.1 BYTE WRITING

By selecting a configuration in which all CAS outputs are selected during an access, the ECAS inputs enable a single or group of CAS outputs to select a byte (or bytes) in a word size of up to 32 bits. In this case, the RAS outputs are used to select which of up to 4 banks is to be used as shown in Figures 26a and 26b. In systems with a word size of 16 bits, the byte enables can be gated with a high order address bit to produce four byte enables which gives an equivalent to 8 banks of 16-bit words as shown in Figure 26d. If less memory is required, each CAS should be used to drive each nibble in the 16-bit word as shown in Figure 26c.



TL/F/8588-C9


FIGURE 26a. DRAM Array Setup for 32-Bit System (C6, C5, C4 = 1, 1, 0 during Programming)



TL/F/8588-D0


FIGURE 26b. DRAM Array Setup for 32-Bit, 1 Bank System (C6, C5, C4 = 0, 0, 0 Allowing Error Scrubbing or C6, C5, C4 = 0, 1, 1 No Error Scrubbing during Programming)

7.0 RAS and CAS Configuration Modes (Continued)



TL/F/8588-D1

FIGURE 26c. DRAM Array Setup for 16-Bit System (C6, C5, C4 = 1, 1, 0 during Programming)



TL/F/8588-D2

FIGURE 26d. 8 Bank DRAM Array for 16-Bit System (C6, C5, C4 = 1, 1, 0 during Programming)

7.0 RAS and CAS Configuration Modes (Continued)

7.2 MEMORY INTERLEAVING

Memory interleaving allows the cycle time of DRAMs to be reduced by having sequential accesses to different memory banks. Since the DP8420A/21A/22A have separate pre-charge counters per bank, sequential accesses will not be delayed if the accessed banks use different RAS outputs. To ensure different RAS outputs will be used, a mode is selected where either one or two RAS outputs will be asserted during an access. The bank select or selects, B0 and B1, are then tied to the least significant address bits, causing a different group of RASs to assert during each sequential access as shown in Figure 27. In this figure there should be at least one clock period of all RAS's negated between different RAS's being asserted to avoid the condition of a CAS before RAS refresh cycle.

7.3 ADDRESS PIPELINING

Address pipelining allows several access RASs to be asserted at once. Because RASs can overlap, each bank requires either a mode where one RAS and one CAS are used per bank as shown in Figure 28a or where two RASs and two CASs are used per bank as shown in Figure 28b. Byte writing can be accomplished in a 16-bit word system if two RASs and two CASs are used per bank. In other systems, WEs (or external gating on the CAS outputs) must be used to perform byte writing. If WEs are used separate data in and data out buffers must be used. If the array is not laid out this way, a CAS to a bank can be low before RAS, which will cause a refresh of the DRAM, not an access. To take full advantage of address pipelining, memory interleaving is used. To memory interleave, the least significant address bits should be tied to the bank select inputs to ensure that all "back to back" sequential accesses are not delayed, since different memory banks are accessed.





FIGURE 27. Memory Interleaving (C6, C5, C4 = 1, 1, 0 during Programming)


TL/F/8588-D3

7.0 RAS and CAS Configuration Modes (Continued)



TL/F/8588-D4

FIGURE 28a. DRAM Array Setup for 4 Banks Using Address Pipelining (C6, C5, C4 = 1, 1, 1 or C6, C5, C4 = 0, 1, 0 (Also Allowing Error Scrubbing) during Programming)




TL/F/8588-D5

FIGURE 28b. DRAM Array Setup for Address Pipelining with 2 Banks (C6, C5, C4 = 1, 0, 1 or C6, C5, C4 = 0, 0, 1 (Also Allowing Error Scrubbing) during Programming)

7.4 ERROR SCRUBBING


In error scrubbing during refresh, the user selects one, two or four RAS and CAS outputs per bank. When performing error detection and correction, memory is always accessed

as words. Since the CAS signals are not used to select individual bytes, the ECAS inputs can be tied low as shown in Figures 29a and 29b.



TL/F/8588-D6

FIGURE 29a. DRAM Array Setup for 4 Banks Using Error Scrubbing (C6, C5, C4 = 0, 1, 0 during Programming)



TL/F/8588-D7


FIGURE 29b. DRAM Array Setup for Error Scrubbing with 2 Banks (C6, C5, C4 = 0, 0, 1 during Programming)

7.0 RAS and CAS Configuration Modes (Continued)

7.5 PAGE/BURST MODE

In a static column, page or burst mode system, the least significant bits must be tied to the column address in order to ensure that the page/burst accesses are to sequential memory addresses, as shown in *Figure 30*. In a nibble mode system, the least significant bits must be tied to the highest column and row address bits in order to ensure that sequential address bits are the "nibble" bits for nibble mode accesses (*Figure 30*). The ECAS inputs may then be tog-

gled with the DP8420A/21A/22A's address latches in fall-through mode, while \overline{AREQ} is asserted. The ECAS inputs can also be used to select individual bytes. When using nibble mode DRAMS, the third and fourth address bits can be tied to the bank select inputs to perform memory interleaving. In page or static column modes, the two address bits after the page size can be tied to the bank select inputs to select a new bank if the page size is exceeded.



TL/F/858-D8

*See table below for row, column & bank address bit map. A0, A1 are used for byte addressing in this example.

Addresses	Nibble Mode*	Page Mode/Static Column Mode Page Size			
		256 Bits/Page	512 Bits/Page	1024 Bits/Page	2048 Bits/Page
Column Address	C9,R9 = A2,A3 C0-8 = X	C0-7 = A2-9 C8-10 = X	C0-8 = A2-10 C9,10 = X	C0-9 = A2-11 C10 = X	C0-10 = A2-12
Row Address	X	X	X	X	X
B0	A4	A10	A11	A12	A13
B1	A5	A11	A12	A13	A14

Assume that the least significant address bits are used for byte addressing. Given a 32-bit system A0,A1 would be used for byte addressing.

X = DON'T CARE, the user can do as he pleases.

*Nibble mode values for R and C assume a system using 1 Mbit DRAMS.

FIGURE 30. Page, Static Column, Nibble Mode System

8.0 Test Mode

Staggered refresh in combination with the error scrubbing mode places the DP8420A/21A/22A in test mode. In this mode, the 24-bit refresh counter is divided into a 13-bit and 11-bit counter. During refreshes both counters are incremented to reduce test time.

9.0 DRAM Critical Timing Parameters

The two critical timing parameters, shown in *Figure 31*, that must be met when controlling the access timing to a DRAM are the row address hold time, t_{RAH} , and the column address setup time, t_{ASC} . Since the DP8420A/21A/22A contain a precise internal delay line, the values of these parameters can be selected at programming time. These values will also increase and decrease if DELCLK varies from 2 MHz.

9.1 PROGRAMMABLE VALUES OF t_{RAH} AND t_{ASC}

The DP8420A/21A/22A allow the values of t_{RAH} and t_{ASC} to be selected at programming time. For each parameter, two choices can be selected. t_{RAH} , the row address hold time, is measured from \overline{RAS} asserted to the row address starting to change to the column address. The two choices for t_{RAH} are 15 ns and 25 ns, programmable through address bit C8.

t_{ASC} , the column address setup time, is measured from the column address valid to \overline{CAS} asserted. The two choices for t_{ASC} are 0 ns and 10 ns, programmable through address bit C7.

9.2 CALCULATION OF t_{RAH} AND t_{ASC}

There are two clock inputs to the DP8420A/21A/22A. These two clocks, DELCLK and CLK can either be tied together to the same clock or be tied to different clocks running asynchronously at different frequencies.

The clock input, DELCLK, controls the internal delay line and refresh request clock. DELCLK should be a multiple of 2 MHz. If DELCLK is not a multiple of 2 MHz, t_{RAH} and t_{ASC} will change. The new values of t_{RAH} and t_{ASC} can be calculated by the following formulas:

If t_{RAH} was programmed to equal 15 ns then $t_{RAH} = 30 * ((\text{DELCLK Divisor}) * 2 \text{ MHz} / (\text{DELCLK Frequency})) - 1) + 15 \text{ ns}$.


If t_{RAH} was programmed to equal 25 ns then $t_{RAH} = 30 * ((\text{DELCLK Divisor}) * 2 \text{ MHz} / (\text{DELCLK Frequency})) - 1) + 25 \text{ ns}$.

If t_{ASC} was programmed to equal 0 ns then $t_{ASC} = 15 * ((\text{DELCLK Divisor}) * 2 \text{ MHz} / (\text{DELCLK Frequency})) - 15 \text{ ns}$.

If t_{ASC} was programmed to equal 10 ns then $t_{ASC} = 25 * ((\text{DELCLK Divisor}) * 2 \text{ MHz} / (\text{DELCLK Frequency})) - 15 \text{ ns}$.

Since the values of t_{RAH} and t_{ASC} are increased or decreased, the time to \overline{CAS} asserted will also increase or decrease. These parameters can be adjusted by the following formula:

$$\text{Delay to } \overline{CAS} = \text{Actual Spec.} + \text{Actual } t_{RAH} - \text{Programmed } t_{RAH} + \text{Actual } t_{ASC} - \text{Programmed } t_{ASC}$$



TL/F/8568-E3

FIGURE 31. t_{RAH} and t_{ASC}

10.0 Dual Accessing (DP8422A)


The DP8422A has all the functions previously described. In addition to those features, the DP8422A also has the capabilities to arbitrate among refresh, Port A and a second port, Port B. This allows two CPUs to access a common DRAM array. DRAM refresh has the highest priority followed by the currently granted port. The ungranted port has the lowest priority. The last granted port will continue to stay granted even after the access has terminated, until an access request is received from the ungranted port (see *Figure 32a*). The dual access configuration assumes that both Port A and Port B are synchronous to the system clock. If they are not synchronous to the system clock they should be externally synchronized (Ex. By running the access requests through several Flip-Flops, see *Figure 34a*).

10.1 PORT B ACCESS MODE

Port B accesses are initiated from a single input, \overline{AREQB} . When \overline{AREQB} is asserted, an access request is generated. If $GRANTB$ is asserted and a refresh is not taking place or precharge time is not required, \overline{RAS} will be asserted when \overline{AREQB} is asserted. Once \overline{AREQB} is asserted, it must stay asserted until the access is over. \overline{AREQB} negated, negates \overline{RAS} as shown in *Figure 32b*. Note that if $ECAS0 = 1$ during programming the \overline{CAS} outputs may be held asserted (beyond \overline{RASn} negating) by continuing to assert the appropriate $ECASn$ inputs (the same as Port A accesses). If Port B is not granted, the access will begin on the first or second positive edge of CLK after $GRANTB$ is asserted (See R0, R1 programming bit definitions) as shown in *Figure 32c*, assuming that Port A is not accessing the DRAM (\overline{CS} , $\overline{ADS/ALE}$ and \overline{AREQ}) and \overline{RAS} precharge for the particular bank

has completed. It is important to note that for $GRANTB$ to transition to Port B, Port A must not be requesting an access at a rising clock edge (or locked) and Port B must be requesting an access at that rising clock edge. Port A can request an access through \overline{CS} and $\overline{ADS/ALE}$ or \overline{CS} and \overline{AREQ} . Therefore during an interleaved access where \overline{CS} and $\overline{ADS/ALE}$ become asserted before \overline{AREQ} from the previous access is negated, Port A will retain $GRANTB = 0$ whether \overline{AREQB} is asserted or not.

Since there is no chip select for Port B, \overline{AREQB} must incorporate this signal. This mode of accessing is similar to Mode 1 accessing for Port A.




TL/F/8588-F9

Explanation of Terms


- AREQA = Chip Selected access request from Port A
- AREQB = Chip Selected access request from Port B
- LOCK = Externally controlled LOCKing of the Port that is currently GRANTED.

FIGURE 32a. DP8422A Port A/Port B Arbitration State Diagram. This arbitration may take place during the "ACCESS" or "REFRESH" state (see *Figure 13a*).



TL/F/8588-E4

FIGURE 32b. Access Request for Port B



TL/F/8588-E5

FIGURE 32c. Delayed Port B Access

10.0 Dual Accessing (DP8422A) (Continued)

10.2 PORT B WAIT STATE SUPPORT

Advanced transfer acknowledge for Port B, \overline{ATACKB} , is used for wait state support for Port B. This output will be asserted when \overline{RAS} for the Port B access is asserted, as shown in Figures 33a and 33b. Once asserted, this output will stay asserted until \overline{AREQB} is negated. With external logic, \overline{ATACKB} can be made to interface to any CPU's wait input as shown in Figure 33c.

10.3 COMMON PORT A AND PORT B DUAL PORT FUNCTIONS

An input, \overline{LOCK} , and an output, \overline{GRANTB} , add additional functionality to the dual port arbitration logic. \overline{LOCK} allows

Port A or Port B to lock out the other port from the DRAM. When a Port is locked out of the DRAM, wait states will be inserted into its access cycle until it is allowed to access memory. \overline{GRANTB} is used to multiplex the input control signals and addresses to the DP8422A.

10.3.1 \overline{GRANTB} Output

The output \overline{GRANTB} determines which port has current access to the DRAM array. \overline{GRANTB} asserted signifies Port B has access. \overline{GRANTB} negated signifies Port A has access to the DRAM array.




FIGURE 33a. Non-Delayed Port B Access

TL/F/8588-E6






FIGURE 33b. Delayed Port B Access

TL/F/8588-E7




TL/F/8588-30

A. Extend \overline{ATACK} to $\frac{1}{4}T$ ($\frac{1}{2}$ Clock) after \overline{RAS} goes low.



TL/F/8588-31

B. Extend \overline{ATACK} to 1T after \overline{RAS} goes low.



TL/F/8588-32


C. Synchronize \overline{ATACKB} to CPU B Clock. This is useful if CPU B runs asynchronous to the DP8422.

FIGURE 33c. Modifying Wait Logic for Port B

10.0 Dual Accessing (DP8422A) (Continued)

Since the DP8422A has only one set of address inputs, the signal is used, with the addition of buffers, to allow the currently granted port's addresses to reach the DP8422A. The signals which need to be buffered are R0-10, C0-10, B0-1, ECAS0-3, WE, and LOCK. All other inputs are not common and do not have to be buffered as shown in Figure 34a. If a Port, which is not currently granted, tries to access

the DRAM array, the GRANTB output will transition from a rising clock edge from $\overline{\text{AREQB}}$ or $\overline{\text{AREQB}}$ negating and will precede the RAS for the access by one or two clock periods. GRANTB will then stay in this state until the other port requests an access and the currently granted port is not accessing the DRAM as shown in Figure 34b.



TL/F/8588-55

*If Port B is synchronous the Request Synchronizing logic will not be required.

FIGURE 34a. Dual Accessing with the DP8422A (System Block Diagram)

10.0 Dual Accessing (DP8422A) (Continued)




FIGURE 34b. Wait States during a Port B Access

TL/F/8588-29

10.3.2 LOCK Input

When the LOCK input is asserted, the currently granted port can "lock out" the other port through the insertion of wait states to that port's access cycle. LOCK does not disable

refreshes, it only keeps GRANTB in the same state even if the other port requests an access, as shown in Figure 35a. LOCK can be used by either port.




FIGURE 35. LOCK Function

TL/F/8588-E8

11.0 Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Temperature under Bias 0°C to +70°C

Storage Temperature -65°C to +150°C

All Input or Output Voltage

with Respect to GND -0.5V to +7V

Power Dissipation @ 20 MHz 0.5W

ESD Rating to be determined.

12.0 DC Electrical Characteristics $T_A = 0^\circ\text{C to } +70^\circ\text{C}, V_{CC} = 5V \pm 10\%, GND = 0V$

Symbol	Parameter	Conditions	Min	Typ	Max	Units
V_{IH}	Logical 1 Input Voltage	Tested with a Limited Functional Pattern	2.0		$V_{CC} + 0.5$	V
V_{IL}	Logical 0 Input Voltage	Tested with a Limited Functional Pattern	-0.5		0.8	V
V_{OH1}	Q and \overline{WE} Outputs	$I_{OH} = -10\text{ mA}$	$V_{CC} - 1.0$			V
V_{OL1}	Q and \overline{WE} Outputs	$I_{OL} = 10\text{ mA}$			0.5	V
V_{OH2}	All Outputs except Qs, \overline{WE}	$I_{OH} = -3\text{ mA}$	$V_{CC} - 1.0$			V
V_{OL2}	All Outputs except Qs, \overline{WE}	$I_{OL} = 3\text{ mA}$			0.5	V
I_{IN}	Input Leakage Current	$V_{IN} = V_{CC}$ or GND	-10		10	μA
$I_{IL ML}$	\overline{ML} Input Current (Low)	$V_{IN} = GND$			200	μA
I_{CC1}	Standby Current	CLK at 8 MHz ($V_{IN} = V_{CC}$ or GND)		6	15	mA
I_{CC1}	Standby Current	CLK at 20 MHz ($V_{IN} = V_{CC}$ or GND)		8	17	mA
I_{CC1}	Standby Current	CLK at 25 MHz ($V_{IN} = V_{CC}$ or GND)		10	20	mA
I_{CC2}	Supply Current	CLK at 8 MHz (Inputs Active) ($I_{LOAD} = 0$) ($V_{IN} = V_{CC}$ or GND)		20	40	mA
I_{CC2}	Supply Current	CLK at 20 MHz (Inputs Active) ($I_{LOAD} = 0$) ($V_{IN} = V_{CC}$ or GND)		40	75	mA
I_{CC2}	Supply Current	CLK at 25 MHz (Inputs Active) ($I_{LOAD} = 0$) ($V_{IN} = V_{CC}$ or GND)		50	95	mA
C_{IN}^*	Input Capacitance	f_{IN} at 1 MHz			10	pF

* C_{IN} is not 100% tested.

13.0 AC Timing Parameters

Two speed selections are given, the DP8420A/21A/22A-20 and the DP8420A/21A/22A-25. The differences between the two parts are the maximum operating frequencies of the input CLKs and the maximum delay specifications. Low frequency applications may use the "-25" part to gain improved timing.

The AC timing parameters are grouped into sectional numbers as shown below. These numbers also refer to the timing diagrams.

- 1-36 Common parameters to all modes of operation
- 50-56 Difference parameters used to calculate;
 - RAS low time,
 - RAS precharge time,
 - CAS high time and
 - CAS low time
- 100-121 Common dual access parameters used for Port B accesses and inputs and outputs used only in dual accessing
- 200-212 Refresh parameters

- 300-315 Mode 0 access parameters used in both single and dual access applications
- 400-416 Mode 1 access parameters used in both single and dual access applications
- 450-455 Special Mode 1 access parameters which supersede the 400-416 parameters when dual accessing
- 500-506 Programming parameters

Unless otherwise stated $V_{CC} = 5.0V \pm 10\%$, $0 < T_A < 70^\circ C$, the output load capacitance is typical for 4 banks of 18 DRAMs per bank, including trace capacitance (see Note 2).

Two different loads are specified:

- $C_L = 50$ pF loads on all outputs except
- $C_L = 150$ pF loads on Q0-8, 9, 10 and \overline{WE} ; or
- $C_H = 50$ pF loads on all outputs except
- $C_H = 125$ pF loads on $\overline{RAS0-3}$ and $\overline{CAS0-3}$ and
- $C_H = 380$ pF loads on Q0-8, 9, 10 and \overline{WE} .

Note 1: "Absolute Maximum Ratings" are the values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Input pulse 0V to 3V; $t_R = t_F = 2.5$ ns. Input reference point on AC measurements is 1.5V. Output reference points are 2.4V for High and 0.8V for Low.

Note 3: AC Production testing is done at 50 pF.




FIGURE 36. Clock, DELCLK Timing

TL/F/8588-E9

13.0 AC Timing Parameters (Continued)

Unless otherwise stated $V_{CC} = 5.0V \pm 10\%$, $0^\circ C < T_A < 70^\circ C$, the output load capacitance is typical for 4 banks of 18 DRAMs per bank, including trace capacitance (Note 2).

Two different loads are specified:

$C_L = 50$ pF loads on all outputs except

$C_L = 150$ pF loads on Q0-8, 9, 10 and WE; or

$C_H = 50$ pF loads on all outputs except

$C_H = 125$ pF loads on RAS0-3 and CAS0-3 and

$C_H = 380$ pF loads on Q0-8, 9, 10 and WE.

Number	Symbol	Common Parameter Description	8420A/21A/22A-20				8420A/21A/22A-25			
			C_L		C_H		C_L		C_H	
			Min	Max	Min	Max	Min	Max	Min	Max
1	f _{CLK}	CLK Frequency	0	20	0	20	0	25	0	25
2	t _{CLKP}	CLK Period	50		50		40		40	
3, 4	t _{CLKPW}	CLK Pulse Width	15		15		12		12	
5	f _{DCLK}	DELCLK Frequency	5	20	5	20	5	20	5	20
6	t _{DCLKP}	DELCLK Period	50	200	50	200	50	200	50	200
7, 8	t _{DCLKPW}	DELCLK Pulse Width	15		15		12		12	
9a	t _{PRASCAS0}	RAS Asserted to CAS Asserted (t _{RAH} = 15 ns, t _{ASC} = 0 ns)	30		30		30		30	
9b	t _{PRASCAS1}	RAS Asserted to CAS Asserted (t _{RAH} = 15 ns, t _{ASC} = 10 ns)	40		40		40		40	
9c	t _{PRASCAS2}	RAS Asserted to CAS Asserted (t _{RAH} = 25 ns, t _{ASC} = 0 ns)	40		40		40		40	
9d	t _{PRASCAS3}	RAS Asserted to CAS Asserted (t _{RAH} = 25 ns, t _{ASC} = 10 ns)	50		50		50		50	
10a	t _{RAH}	Row Address Hold Time (t _{RAH} = 15)	15		15		15		15	
10b	t _{RAH}	Row Address Hold Time (t _{RAH} = 25)	25		25		25		25	
11a	t _{ASC}	Column Address Setup Time (t _{ASC} = 0)	0		0		0		0	
11b	t _{ASC}	Column Address Setup Time (t _{ASC} = 10)	10		10		10		10	
12	t _{PCKRAS}	CLK High to RAS Asserted following Precharge		27		32		22		26
13	t _{PARQRAS}	AREQ Negated to RAS Negated		38		43		31		35
14	t _{PENCL}	ECAS0-3 Asserted to CAS Asserted		23		31		20		27
15	t _{PENCH}	ECAS0-3 Negated to CAS Negated		25		33		20		27
16	t _{PARQCAS}	AREQ Negated to CAS Negated		60		68		47		54
17	t _{PCLKWH}	CLK to WAIT Negated		39		39		31		31
18	t _{PCLKDLO}	CLK to DTACK Asserted (Programmed as DTACK of 1/2, 1, 1½ or if WAITN is Asserted)		33		33		28		28
19	t _{PEWL}	ECAS Negated to WAIT Asserted during a Burst Access		44		44		36		36
20	t _{SECK}	ECAS Asserted Setup to CLK High to Recognize the Rising Edge of CLK during a Burst Access	24		24		19		19	

13.0 AC Timing Parameters (Continued)

Unless otherwise stated $V_{CC} = 5.0V \pm 10\%$, $0^\circ C < T_A < 70^\circ C$, the output load capacitance is typical for 4 banks of 18 DRAMs per bank, including trace capacitance (Note 2).

Two different loads are specified:

$C_L = 50$ pF loads on all outputs except

$C_L = 150$ pF loads on Q0–8, 9, 10 and WE; or

$C_H = 50$ pF loads on all outputs except

$C_H = 125$ pF loads on FAS0–3 and CAS0–3 and

$C_H = 380$ pF loads on Q0–8, 9, 10 and WE.

Number	Symbol	Common Parameter Description	8420A/21A/22A-20				8420A/21A/22A-25			
			C_L		C_H		C_L		C_H	
			Min	Max	Min	Max	Min	Max	Min	Max
21	tPEDL	ECAS Asserted to DTACK Asserted during a Burst Access (Programmed as DTACK0)		48		48		38		38
22	tPEDH	ECAS Negated to DTACK Negated during a Burst Access		49		49		38		38
23	tSWCK	WAITIN Asserted Setup to CLK	5		5		5		5	
24	tPWINWEH	WIN Asserted to WE Asserted		34		44		27		37
25	tPWINWEL	WIN Negated to WE Negated		34		44		27		37
26	tPAQ	Row, Column Address Valid to Q0–8, 9, 10 Valid		29		38		26		35
27	tPCINCQ	COLINC Asserted to Q0–8, 9, 10 Incremented		34		43		30		39
28	tSCINEN	COLINC Asserted Setup to ECAS Asserted to Ensure tASC = 0 ns	18		19		17		19	
29a	tSARQCK1	AREQ, AREQB Negated Setup to CLK High with 1 Period of Precharge	46		46		37		37	
29b	tSARQCK2	AREQ, AREQB Negated Setup to CLK High with > 1 Period of Precharge Programmed	19		19		15		15	
30	tPAREQDH	AREQ Negated to DTACK Negated		34		34		27		27
31	tPCKCAS	CLK High to CAS Asserted when Delayed by WIN		31		39		25		32
32	tSCADEN	Column Address Setup to ECAS Asserted to Guarantee tASC = 0	14		15		14		16	
33	tWCINC	COLINC Pulse Width	20		20		20		20	
34a	tPCKCL0	CLK High to CAS Asserted following Precharge (tRAH = 15 ns, tASC = 0 ns)		81		89		72		79
34b	tPCKCL1	CLK High to CAS Asserted following Precharge (tRAH = 15 ns, tASC = 10 ns)		91		99		82		89
34c	tPCKCL2	CLK High to CAS Asserted following Precharge (tRAH = 25 ns, tASC = 0 ns)		91		99		82		89
34d	tPCKCL3	CLK High to CAS Asserted following Precharge (tRAH = 25 ns, tASC = 10 ns)		101		109		92		99
35	tCAH	Column Address Hold Time (Interleave Mode Only)	32		32		32		32	
36	tPCQR	CAS Asserted to Row Address Valid (Interleave Mode Only)		90		90		90		90

13.0 AC Timing Parameters (Continued)

Unless otherwise stated $V_{CC} = 5.0V \pm 10\%$, $0^{\circ}C < T_A < 70^{\circ}C$, the output load capacitance is typical for 4 banks of 18 DRAMs per bank, including trace capacitance (Note 2).

Two different loads are specified:

$C_L = 50$ pF loads on all outputs except

$C_L = 150$ pF loads on Q0–8, 9, 10 and WE; or

$C_H = 50$ pF loads on all outputs except

$C_H = 125$ pF loads on $\overline{RAS}0-3$ and $\overline{CAS}0-3$ and

$C_H = 380$ pF loads on Q0–8, 9, 10 and WE.

Number	Symbol	Difference Parameter Description	8420A/21A/22A-20				8420A/21A/22A-25			
			C_L		C_H		C_L		C_H	
			Min	Max	Min	Max	Min	Max	Min	Max
50	tD1	(\overline{AREQ} or \overline{AREQB} Negated to \overline{RAS} Negated) Minus (CLK High to \overline{RAS} Asserted)		16		16		14		14
51	tD2	(CLK High to Refresh \overline{RAS} Negated) Minus (CLK High to \overline{RAS} Asserted)		13		13		11		11
52	tD3a	(\overline{ADS} Asserted to \overline{RAS} Asserted (Mode 1)) Minus (\overline{AREQ} Negated to \overline{RAS} Negated)		4		4		4		4
53	tD3b	(CLK High to \overline{RAS} Asserted (Mode 0)) Minus (\overline{AREQ} Negated to \overline{RAS} Negated)		4		4		4		4
54	tD4	(\overline{ECAS} Asserted to \overline{CAS} Asserted) Minus (\overline{ECAS} Negated to \overline{CAS} Negated)	-7	7	-7	7	-7	7	-7	7
55	tD5	(CLK to Refresh \overline{RAS} Asserted) Minus (CLK to Refresh \overline{RAS} Negated)		6		6		6		6
56	tD6	(\overline{AREQ} Negated to \overline{RAS} Negated) Minus (\overline{ADS} Asserted to \overline{RAS} Asserted (Mode 1))		12		12		10		10

13.0 AC Timing Parameters (Continued)

Unless otherwise stated $V_{CC} = 5.0V \pm 10\%$, $0^{\circ}C < T_A < 70^{\circ}C$, the output load capacitance is typical for 4 banks of 18 DRAMs per bank, including trace capacitance (Note 2).

Two different loads are specified:

$C_L = 50$ pF loads on all outputs except

$C_L = 150$ pF loads on Q0–8, 9, 10 and WE; or

$C_H = 50$ pF loads on all outputs except

$C_H = 125$ pF loads on RAS0–3 and CAS0–3 and

$C_H = 380$ pF loads on Q0–8, 9, 10 and WE.

Number	Symbol	Common Dual Access Parameter Description	8420A/21A/22A-20				8420A/21A/22A-25			
			C_L		C_H		C_L		C_H	
			Min	Max	Min	Max	Min	Max	Min	Max
100	tHCKARQB	\overline{AREQB} Negated Held from CLK High	3		3		3		3	
101	tSARQBCK	\overline{AREQB} Asserted Setup to CLK High	8		8		7		7	
102	tPAQBTRASL	\overline{AREQB} Asserted to \overline{RAS} Asserted		43		48		37		41
103	tPAQBTRASH	\overline{AREQB} Negated to \overline{RAS} Negated		41		46		32		36
105	tPCKRASG	CLK High to \overline{RAS} Asserted for Pending Port B Access		55		60		44		48
106	tPAQBATKBL	\overline{AREQB} Asserted to \overline{ATACKB} Asserted		57		57		45		45
107	tPCKATKB	CLK High to \overline{ATACKB} Asserted for Pending Access		67		67		51		51
108	tPCKGH	CLK High to GRANTB Asserted		40		40		32		32
109	tPCKGL	CLK High to GRANTB Negated		35		35		29		29
110	tSADDCKG	Row Address Setup to CLK High That Asserts \overline{RAS} following a GRANTB Change to Ensure $tASR = 0$ ns for Port B	11		15		11		16	
111	tSLOCKCK	\overline{LOCK} Asserted Setup to CLK Low to Lock Current Port	5		5		5		5	
112	tPAQATKBH	\overline{AREQ} Negated to \overline{ATACKB} Negated		26		26		21		21
113	tPAQBCASH	\overline{AREQB} Negated to \overline{CAS} Negated		59		67		47		54
114	tSADAQB	Address Valid Setup to \overline{AREQB} Asserted	7		11		7		12	
116	tHCKARQG	\overline{AREQ} Negated Held from CLK High	5		5		5		5	
117	tWAQB	\overline{AREQB} High Pulse Width to Guarantee $tASR = 0$ ns	31		35		26		31	
118a	tPAQBCAS0	\overline{AREQB} Asserted to \overline{CAS} Asserted ($tRAH = 15$ ns, $tASC = 0$ ns)		103		111		87		94
118b	tPAQBCAS1	\overline{AREQB} Asserted to \overline{CAS} Asserted ($tRAH = 15$ ns, $tASC = 10$ ns)		113		121		97		104
118c	tPAQBCAS2	\overline{AREQB} Asserted to \overline{CAS} Asserted ($tRAH = 25$ ns, $tASC = 0$ ns)		113		121		97		104
118d	tPAQBCAS3	\overline{AREQB} Asserted to \overline{CAS} Asserted ($tRAH = 25$ ns, $tASC = 10$ ns)		123		131		107		114
120a	tPCKCASG0	CLK High to \overline{CAS} Asserted for Pending Port B Access ($tRAH = 15$ ns, $tASC = 0$ ns)		113		121		96		103
120b	tPCKCASG1	CLK High to \overline{CAS} Asserted for Pending Port B Access ($tRAH = 15$ ns, $tASC = 10$ ns)		123		131		106		113
120c	tPCKCASG2	CLK High to \overline{CAS} Asserted for Pending Port B Access ($tRAH = 25$ ns, $tASC = 0$ ns)		123		131		106		113
120d	tPCKCASG3	CLK High to \overline{CAS} Asserted for Pending Port B Access ($tRAH = 25$ ns, $tASC = 10$ ns)		133		141		116		123
121	tSBADDCKG	Bank Address Valid Setup to CLK High That Starts \overline{RAS} for Pending Port B Access	10		10		10		10	

13.0 AC Timing Parameters (Continued)




FIGURE 37. 100: Dual Access Port B

TL/F/8588-F0




FIGURE 38. 100: Port A and Port B Dual Access

TL/F/8588-F1

13.0 AC Timing Parameters (Continued)

Unless otherwise stated $V_{CC} = 5.0V \pm 10\%$, $0^\circ C < T_A < 70^\circ C$, the output load capacitance is typical for 4 banks of 18 DRAMs per bank, including trace capacitance (Note 2).

Two different loads are specified:

$C_L = 50$ pF loads on all outputs except

$C_L = 150$ pF loads on Q0-8, 9, 10 and WE; or

$C_H = 50$ pF loads on all outputs except

$C_H = 125$ pF loads on RAS0-3 and CAS0-3 and

$C_H = 380$ pF loads on Q0-8, 9, 10 and WE.

Number	Symbol	Refresh Parameter Description	8420A/21A/22A-20				8420A/21A/22A-25			
			C_L		C_H		C_L		C_H	
			Min	Max	Min	Max	Min	Max	Min	Max
200	tSRFCK	RFSH Asserted Setup to CLK High	27		27		22		22	
201	tSDRFCK	DISRFSH Asserted Setup to CLK High	28		28		22		22	
202	tSXRFSH	EXTENDRF Setup to CLK High	15		15		12		12	
204	tPKRFL	CLK High to RFIP Asserted		39		39		31		31
205	tPARQRF	AREQ Negated to RFIP Asserted		62		62		50		50
206	tPKRFH	CLK High to RFIP Negated		65		65		51		51
207	tPKRFRASH	CLK High to Refresh RAS Negated		35		40		29		33
208	tPKRFRASL	CLK High to Refresh RAS Asserted		28		33		23		27
209a	tPKCLO	CLK High to CAS Asserted during Error Scrubbing ($t_{RAH} = 15$ ns, $t_{ASC} = 0$ ns)		82		90		73		80
209b	tPKCL1	CLK High to CAS Asserted during Error Scrubbing ($t_{RAH} = 15$ ns, $t_{ASC} = 10$ ns)		92		100		83		90
209c	tPKCL2	CLK High to CAS Asserted during Error Scrubbing ($t_{RAH} = 25$ ns, $t_{ASC} = 0$ ns)		92		100		83		90
209d	tPKCL3	CLK High to CAS Asserted during Error Scrubbing ($t_{RAH} = 25$ ns, $t_{ASC} = 10$ ns)		102		110		93		100
210	tWRFSH	RFSH Pulse Width	15		15		15		15	
211	tPKRQL	CLK High to RFRQ Asserted		46		46		40		40
212	tPKRQH	CLK High to RFRQ Negated		50		50		40		40




FIGURE 39. 200: Refresh Timing

TL/F/8588-F2

13.0 AC Timing Parameters (Continued)

Unless otherwise stated $V_{CC} = 5.0V \pm 10\%$, $0^\circ C < T_A < 70^\circ C$, the output load capacitance is typical for 4 banks of 18 DRAMs per bank, including trace capacitance (Note 2).

Two different loads are specified:

$C_L = 50$ pF loads on all outputs except

$C_L = 150$ pF loads on Q0-8, 9, 10 and WE; or

$C_H = 50$ pF loads on all outputs except

$C_H = 125$ pF loads on RAS0-3 and CAS0-3 and

$C_H = 380$ pF loads on Q0-8, 9, 10 and WE.

Number	Symbol	Mode 0 Access Parameter Description	8420A/21A/22A-20				8420A/21A/22A-25			
			C_L		C_H		C_L		C_H	
			Min	Max	Min	Max	Min	Max	Min	Max
300	tSCSK	\overline{CS} Asserted to CLK High	14		14		13		13	
301a	tSALECKNL	ALE Asserted Setup to CLK High Not Using On-Chip Latches or if Using On-Chip Latches and B0, B1, Are Constant, Only 1 Bank	16		16		15		15	
301b	tSALECKL	ALE Asserted Setup to CLK High, if Using On-Chip Latches if B0, B1 Can Change, More Than One Bank	29		29		29		29	
302	tWALE	ALE Pulse Width	18		18		13		13	
303	tSBADDCK	Bank Address Valid Setup to CLK High	20		20		18		18	
304	tSADDCK	Row, Column Valid Setup to CLK High to Guarantee tASR = 0 ns	11		15		11		16	
305	tHASRCB	Row, Column, Bank Address Held from ALE Negated (Using On-Chip Latches)	10		10		8		8	
306	tSRCBAS	Row, Column, Bank Address Setup to ALE Negated (Using On-Chip Latches)	3		3		2		2	
307	tPCKRL	CLK High to RAS Asserted		27		32		22		26
308a	tPCKCL0	CLK High to \overline{CAS} Asserted (tRAH = 15 ns, tASC = 0 ns)		81		89		72		79
308b	tPCKCL1	CLK High to \overline{CAS} Asserted (tRAH = 15 ns, tASC = 10 ns)		91		99		82		89
308c	tPCKCL2	CLK High to \overline{CAS} Asserted (tRAH = 25 ns, tASC = 0 ns)		91		99		82		89
308d	tPCKCL3	CLK High to \overline{CAS} Asserted (tRAH = 25 ns, tASC = 10 ns)		101		109		92		99
309	tHCKALE	ALE Negated Hold from CLK High	0		0		0		0	
310	tSWINCK	\overline{WIN} Asserted Setup to CLK High to Guarantee CAS is Delayed	-21		-21		-16		-16	
311	tPCSWL	\overline{CS} Asserted to \overline{WAIT} Asserted		26		26		22		22
312	tPCSWH	\overline{CS} Negated to \overline{WAIT} Negated		30		30		25		25
313	tPCKDL1	CLK High to \overline{DTACK} Asserted (Programmed as $\overline{DTACK0}$)		40		40		32		32
314	tPALEWL	ALE Asserted to \overline{WAIT} Asserted (\overline{CS} is Already Asserted)		35		35		29		29
315		\overline{AREQ} Negated to CLK High That Starts Access RAS to Guarantee tASR = 0 ns (Non-Interleaved Mode Only)	41		45		34		39	
316	tPCKCV0	CLK High to Column Address Valid (tRAH = 15 ns, tASC = 0 ns)		78		87		66		75

13.0 AC Timing Parameters (Continued)





FIGURE 40. 300: Mode 0 Timing

TL/F/8588-F3

13.0 AC Timing Parameters (Continued)



TL/F/8588-F4

(Programmed as C4 = 1, C5 = 1, C6 = 1)

FIGURE 41. 300: Mode 0 Interleaving

13.0 AC Timing Parameters (Continued)

Unless otherwise stated $V_{CC} = 5.0V \pm 10\%$, $0^\circ C < T_A < 70^\circ C$, the output load capacitance is typical for 4 banks of 18 DRAMs per bank, including trace capacitance (Note 2).

Two different loads are specified:

$C_L = 50$ pF loads on all outputs except

$C_L = 150$ pF loads on Q0-8, 9, 10 and WE; or

$C_H = 50$ pF loads on all outputs except

$C_H = 125$ pF loads on RAS0-3 and CAS0-3 and

$C_H = 380$ pF loads on Q0-8, 9, 10 and WE.

Number	Symbol	Mode 1 Access Parameter Description	8420A/21A/22A-20				8420A/21A/22A-25			
			C_L		C_H		C_L		C_H	
			Min	Max	Min	Max	Min	Max	Min	Max
400a	tSADSCK1	\overline{ADS} Asserted Setup to CLK High	15		15		13		13	
400b	tSADSCW	\overline{ADS} Asserted Setup to CLK (to Guarantee Correct WAIT or DTACK Output; Doesn't Apply for DTACK0)	31		31		25		25	
401	tSCSADS	\overline{CS} Setup to \overline{ADS} Asserted	6		6		5		5	
402	tPADSRL	\overline{ADS} Asserted to RAS Asserted		30		35		25		29
403a	tPADSCL0	\overline{ADS} Asserted to \overline{CAS} Asserted (tRAH = 15 ns, tASC = 0 ns)		86		94		75		82
403b	tPADSCL1	\overline{ADS} Asserted to \overline{CAS} Asserted (tRAH = 15 ns, tASC = 10 ns)		96		104		85		92
403c	tPADSCL2	\overline{ADS} Asserted to \overline{CAS} Asserted (tRAH = 25 ns, tASC = 0 ns)		96		104		85		92
403d	tPADSCL3	\overline{ADS} Asserted to \overline{CAS} Asserted (tRAH = 25 ns, tASC = 10 ns)		106		114		95		102
404	tSADDADS	Row Address Valid Setup to \overline{ADS} Asserted to Guarantee tASR = 0 ns	9		13		9		14	
405	tHCKADS	\overline{ADS} Negated Held from CLK High	0		0		0		0	
406	tSWADS	WAITIN Asserted Setup to \overline{ADS} Asserted to Guarantee DTACK0 Is Delayed	0		0		0		0	
407	tSBADAS	Bank Address Setup to \overline{ADS} Asserted	11		11		11		11	
408	tHASRCB	Row, Column, Bank Address Held from \overline{ADS} Asserted (Using On-Chip Latches)	10		10		10		10	
409	tSRCBAS	Row, Column, Bank Address Setup to \overline{ADS} Asserted (Using On-Chip Latches)	3		3		2		2	
410	tWADSH	\overline{ADS} Negated Pulse Width	12		16		12		17	
411	tPADSD	\overline{ADS} Asserted to DTACK Asserted (Programmed as DTACK0)		43		43		35		35
412	tSWINADS	WIN Asserted Setup to \overline{ADS} Asserted (to Guarantee CAS Delayed during Writes Accesses)	-10		-10		-10		-10	
413	tPADSWL0	\overline{ADS} Asserted to WAIT Asserted (Programmed as WAIT0, Delayed Access)		35		35		29		29
414	tPADSWL1	\overline{ADS} Asserted to WAIT Asserted (Programmed WAIT 1/2 or 1)		35		35		29		29
415	tPCLKDL1	CLK High to DTACK Asserted (Programmed as DTACK0, Delayed Access)		40		40		32		32
416		\overline{AREQ} Negated to \overline{ADS} Asserted to Guarantee tASR = 0 ns (Non Interleaved Mode Only)	38		42		31		36	
417	tPADSCV0	\overline{ADS} Asserted to Column Address Valid (tRAH = 15 ns, tASC = 0 ns)		83		92		69		78

13.0 AC Timing Parameters (Continued)




FIGURE 42. 400: Mode 1 Timing

TL/F/6588-F5

13.0 AC Timing Parameters (Continued)




FIGURE 43. 400: COLINC Page/Static Column Access Timing

TL/F/8588-F6

13.0 AC Timing Parameters (Continued)

Unless otherwise stated $V_{CC} = 5.0V \pm 10\%$, $0^\circ C < T_A < 70^\circ C$, the output load capacitance is typical for 4 banks of 18 DRAMs per bank, including trace capacitance (Note 2).

Two different loads are specified:

$C_L = 50$ pF loads on all outputs except

$C_L = 150$ pF loads on Q0–8, 9, 10 and WE; or

$C_H = 50$ pF loads on all outputs except

$C_H = 125$ pF loads on RAS0–3 and CAS0–3 and

$C_H = 380$ pF loads on Q0–8, 9, 10 and WE.

Number	Symbol	Mode 1 Dual Access Parameter Description	8420A/21A/22A-20				8420A/21A/22A-25			
			C_L		C_H		C_L		C_H	
			Min	Max	Min	Max	Min	Max	Min	Max
450	tSADDCKG	Row Address Setup to CLK High That Asserts \overline{RAS} following a GRANTB Port Change to Ensure $t_{ASR} = 0$ ns	11		15		11		16	
451	tPCKRASG	CLK High to \overline{RAS} Asserted for Pending Access		48		53		38		42
452	tPCLKDL2	CLK to \overline{DTACK} Asserted for Delayed Accesses (Programmed as $\overline{DTACK0}$)		53		53		43		43
453a	tPCKCASG0	CLK High to \overline{CAS} Asserted for Pending Access ($t_{RAH} = 15$ ns, $t_{ASC} = 0$ ns)		101		109		86		93
453b	tPCKCASG1	CLK High to \overline{CAS} Asserted for Pending Access ($t_{RAH} = 15$ ns, $t_{ASC} = 10$ ns)		111		119		96		103
453c	tPCKCASG2	CLK High to \overline{CAS} Asserted for Pending Access ($t_{RAH} = 25$ ns, $t_{ASC} = 0$ ns)		111		119		96		103
453d	tPCKCASG3	CLK High to \overline{CAS} Asserted for Pending Access ($t_{RAH} = 25$ ns, $t_{ASC} = 10$ ns)		121		129		106		113
454	tSBADDCKG	Bank Address Valid Setup to CLK High that Asserts \overline{RAS} for Pending Access	5		5		4		4	
455	tSADSCCK0	\overline{ADS} Asserted Setup to CLK High	12		12		11		11	

13.0 AC Timing Parameters (Continued)

Unless otherwise stated $V_{CC} = 5.0V \pm 10\%$, $0^\circ C < T_A < 70^\circ C$, the output load capacitance is typical for 4 banks of 18 DRAMs per bank, including trace capacitance (Note 2).

Two different loads are specified:

$C_L = 50$ pF loads on all outputs except

$C_L = 150$ pF loads on Q0-8, 9, 10 and WE; or

$C_H = 50$ pF loads on all outputs except

$C_H = 125$ pF loads on RAS0-3 and CAS0-3 and

$C_H = 380$ pF loads on Q0-8, 9, 10 and WE.

Number	Symbol	Programming Parameter Description	8420A/21A/22A-20				8420A/21A/22A-25			
			C_L		C_H		C_L		C_H	
			Min	Max	Min	Max	Min	Max	Min	Max
500	tHMLADD	Mode Address Held from \overline{ML} Negated	8		8		7		7	
501	tSADDML	Mode Address Setup to \overline{ML} Negated	6		6		6		6	
502	tWML	\overline{ML} Pulse Width	15		15		15		15	
503	tSADAQML	Mode Address Setup to \overline{AREQ} Asserted	0		0		0		0	
504	tHADAQML	Mode Address Held from \overline{AREQ} Asserted	51		51		38		38	
505	tSCSARQ	\overline{CS} Asserted Setup to \overline{AREQ} Asserted	6		6		6		6	
506	tSMLARQ	\overline{ML} Asserted Setup to \overline{AREQ} Asserted	10		10		10		10	




FIGURE 44. 500: Programming

TL/F/8588-F7

14.0 Functional Differences between the DP8420A/21A/22A and the DP8420/21/22

1. Extending the Column Address Strobe (CAS) after AREQ Transitions High

The DP8420A/21A/22A allows CAS to be asserted for an indefinite period of time beyond AREQ (or AREQB, DP8422A only. Scrubbing refreshes are not affected.) being negated by continuing to assert the appropriate ECAS inputs. This feature is allowed as long as the ECAS0 input was negated during programming. The DP8420/21/22 does not allow this feature.

2. Dual Accessing

The DP8420A/21A/22A asserts RAS either one or two clock periods after GRANTB has been asserted or negated depending upon how the RO bit was programmed during the mode load operation. The DP8420/21/22 will always start RAS one clock period after GRANTB is asserted or negated. The above statements assume that RAS precharge has been completed by the time GRANTB is asserted or negated.

3. Refresh Request Output (RRFQ)

The DP8420A/21A/22A allows RRFQ (refresh request) to be output on the WE output pin given that ECAS0 was negated during programming or the controller was programmed to function in the address pipelining (memory interleaving) mode. The DP8420/21/22 only allows RRFQ to be output during the address pipelining mode.

4. Clearing the Refresh Request Clock Counter

The DP8420A/21A/22A allows the internal refresh request clock counter to be cleared by negating DISRFSH and asserting RFSH for at least 500 ns. The DP8420/21/22 clears the internal refresh request clock counter if DISRFSH remains low for at least 500 ns. Once the internal refresh request clock counter is cleared the user is guaranteed that an internally generated RRFQ will not be generated for at least 13 μs–15 μs (depending upon how programming bits C0, 1, 2, 3 were programmed).

15.0 DP8420A/21A/22A User Hints

- All inputs to the DP8420A/21A/22A should be tied high, low or the output of some other device.

Note: One signal is active high. COLINC (EXTNDRF) should be tied low to disable.

- Each ground on the DP8420A/21A/22A must be decoupled to the closest on-chip supply (VCC) with 0.1 μF ceramic capacitor. This is necessary because these grounds are kept separate inside the DP8420A/21A/22A. The decoupling capacitors should be placed as close as possible with short leads to the ground and supply pins of the DP8420A/21A/22A.
- The output called "CAP" should have a 0.1 μF capacitor to ground.
- The DP8420A/21A/22A has 20Ω series damping resistors built into the output drivers of RAS, CAS, address and WE/RRFQ. Space should be provided for external damping resistors on the printed circuit board (or wire-

wrap board) because they may be needed. The value of these damping resistors (if needed) will vary depending upon the output, the capacitance of the load, and the characteristics of the trace as well as the routing of the trace. The value of the damping resistor also may vary between the wire-wrap board and the printed circuit board. To determine the value of the series damping resistor it is recommended to use an oscilloscope and look at the furthest DRAM from the DP8420A/21A/22A. The undershoot of RAS, CAS, WE and the addresses should be kept to less than 0.5V below ground by varying the value of the damping resistor. The damping resistors should be placed as close as possible with short leads to the driver outputs of the DP8420A/21A/22A.

- The circuit board must have a good VCC and ground plane connection. If the board is wire-wrapped, the VCC and ground pins of the DP8420A/21A/22A, the DRAM associated logic and buffer circuitry must be soldered to the VCC and ground planes.
- The traces from the DP8420A/21A/22A to the DRAM should be as short as possible.
- ECAS0 should be held low during programming if the user wishes that the DP8420A/21A/22A be compatible with a DP8420/21/22 design.

8. Parameter Changes due to Loading

All A.C. parameters are specified with the equivalent load capacitances, including traces, of 64 DRAMs organized as 4 banks of 16 DRAMs each. Maximums are based on worst-case conditions. If an output load changes then the A.C. timing parameters associated with that particular output must be changed. For example, if we changed our output load to

C = 250 pF loads on RAS0–3 and CAS0–3

C = 760 pF loads on Q0–9 and WE

we would have to modify some parameters (not all calculated here)

\$308a clock to CAS asserted

(tRAH = 15 ns, tASC = 0 ns)

A ratio can be used to figure out the timing change per change in capacitance for a particular parameter by using the specifications and capacitances from heavy and light load timing.

$$\text{Ratio} = \frac{\$308a \text{ w/Heavy Load} - \$308a \text{ w/Light Load}}{C_H(\text{CAS}) - C_L(\text{CAS})}$$

$$= \frac{79 \text{ ns} - 72 \text{ ns}}{125 \text{ pF} - 50 \text{ pF}} = \frac{7 \text{ ns}}{75 \text{ pF}}$$

$$\begin{aligned} \$308a \text{ (actual)} &= (\text{capacitance difference} \times \\ &\text{ratio}) + \$308a \text{ (specified)} \\ &= (250 \text{ pF} - 125 \text{ pF}) \frac{7 \text{ ns}}{75 \text{ pF}} + 79 \text{ ns} \\ &= 11.7 \text{ ns} + 79 \text{ ns} \\ &= 90.7 \text{ ns @ 250 pF load} \end{aligned}$$

- It is required that the user perform a hardware reset of the DP8420A/21A/22A before programming and using the chip. A hardware reset consists of asserting both ML and DISRFSH for a minimum of 16 positive edges of CLK, see Section 3.1.