
- Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V<sub>CC</sub>)
- Supports Unregulated Battery Operation Down to 2.7 V
- Typical V<sub>OLP</sub> (Output Ground Bounce)
   <0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C

DB, DW, NS, OR PW PACKAGE (TOP VIEW)

10E [	┰	U 20	v <sub>cc</sub>
_	4		
1A1	2	19	2 <del>0E</del>
2Y4 [	_	18	] 1Y1
1A2 [	7	17	] 2A4
2Y3 [	5	16	] 1Y2
1A3 [	6	15	] 2A3
2Y2 [	7	14	] 1Y3
1A4 [	8	13	] 2A2
2Y1 [	9	12	] 1Y4
GND [	10	11	2A1

- I<sub>off</sub> and Power-Up 3-State Support Hot Insertion
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

#### RGY PACKAGE (TOP VIEW)



# description/ordering information

This octal buffer and line driver is designed specifically for low-voltage (3.3-V)  $V_{CC}$  operation, but with the capability to provide a TTL interface to a 5-V system environment.

The SN74LVT244B is organized as two 4-bit line drivers with separate output-enable ( $\overline{OE}$ ) inputs. When  $\overline{OE}$  is low, the device passes data from the A inputs to the Y outputs. When  $\overline{OE}$  is high, the outputs are in the high-impedance state.

#### ORDERING INFORMATION

T <sub>A</sub>	PACKAGE	t	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	QFN – RGY	Tape and reel	SN74LVT244BRGYR	LX244B
	COIC DW	Tube	SN74LVT244BDW	LVTOAAD
	SOIC – DW	Tape and reel	SN74LVT244BDWR	LVT244B
	SOP - NS	Tape and reel	SN74LVT244BNSR	LVT244B
-40°C to 85°C	SSOP – DB	Tape and reel	SN74LVT244BDBR	LX244B
	TOCOD DW	Tube	SN74LVT244BPW	LVOAAR
	TSSOP – PW	Tape and reel	SN74LVT244BPWR	LX244B
	VFBGA – GQN	Tone and real	SN74LVT244BGQNR	LX244B
	VFBGA – ZQN (Pb-free)	Tape and reel	SN74LVT244BZQNR	

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




SCAS354J - FEBRUARY 1994 - REVISED SEPTEMBER 2003

## description/ordering information (continued)

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for hot-insertion applications using Ioff and power-up 3-state. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

#### **GQN OR ZQN PACKAGE** (TOP VIEW)




# terminal assignments


	1	2	3	4
Α	1A1	1 <del>OE</del>	$V_{CC}$	2 <del>OE</del>
В	1A2	2A4	2Y4	1Y1
С	1A3	2Y3	2A3	1Y2
D	1A4	2A2	2Y2	1Y3
Ε	GND	2Y1	2A1	1Y4

#### **FUNCTION TABLE** (each 4-bit buffer)

INP	JTS	OUTPUT
OE	Α	Υ
L	Τ	Н
L	L	L
Н	Χ	Z

# logic diagram (positive logic)





Pin numbers shown are for the DB, DW, NS, PW, and RGY packages.



SCAS354J - FEBRUARY 1994 - REVISED SEPTEMBER 2003

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	–0.5 V to 4.6 V
Input voltage range, V <sub>I</sub> (see Note 1)	
Voltage range applied to any output in the high-impedance	
or power-off state, V <sub>O</sub> (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high state, V <sub>O</sub> (see Note 1)	. $-0.5 \text{ V}$ to $V_{CC} + 0.5 \text{ V}$
Current into any output in the low state, I <sub>O</sub>	128 mA
Current into any output in the high state, I <sub>O</sub> (see Note 2)	64 mA
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	–50 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	–50 mA
Package thermal impedance, $\theta_{JA}$ (see Note 3): DB package	70°C/W
(see Note 3): DW package	58°C/W
(see Note 3): GQN/ZQN package	78°C/W
(see Note 3): NS package	60°C/W
(see Note 3): PW package	83°C/W
(see Note 4): RGY package	37°C/W
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

- 2. This current flows only when the output is in the high state and  $V_O > V_{CC}$ .
- 3. The package thermal impedance is calculated in accordance with JESD 51-7.
- 4. The package thermal impedance is calculated in accordance with JESD 51-5.

## recommended operating conditions (see Note 5)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		2.7	3.6	V
V <sub>IH</sub>	High-level input voltage		2		V
V <sub>IL</sub>	Low-level input voltage			8.0	V
V <sub>I</sub>	V <sub>I</sub> Input voltage				
I <sub>OH</sub>	High-level output current			-32	mA
I <sub>OL</sub>	Low-level output current	<u>.</u>		64	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled		10	ns/V
Δt/ΔV <sub>CC</sub>	Power-up ramp rate		200		μs/V
T <sub>A</sub>	Operating free-air temperature		-40	85	°C

NOTE 5: All unused inputs of the device must at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



# SN74LVT244B 3.3-V ABT OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS

SCAS354J - FEBRUARY 1994 - REVISED SEPTEMBER 2003

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TES	CONDITIONS	MIN	TYP†	MAX	UNIT
$V_{IK}$		$V_{CC} = 2.7 \text{ V},$	I <sub>I</sub> = −18 mA			-1.2	V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V},$	I <sub>OH</sub> = -100 μA	V <sub>CC</sub> -0.2			
$V_{OH}$		$V_{CC} = 2.7 V$ ,	$I_{OH} = -8 \text{ mA}$	2.4			V
		$V_{CC} = 3 V$ ,	$I_{OH} = -32 \text{ mA}$	2			
		V 0.7.V	$I_{OL} = 100 \mu\text{A}$			0.2	
		$V_{CC} = 2.7 \text{ V}$	$I_{OL} = 24 \text{ mA}$			0.5	
$V_{OL}$			I <sub>OL</sub> = 16 mA			0.4	V
		$V_{CC} = 3 V$	$I_{OL} = 32 \text{ mA}$			0.5	
			$I_{OL} = 64 \text{ mA}$			0.55	
	O and well in months	$V_{CC} = 0 \text{ or } 3.6 \text{ V},$	V <sub>I</sub> = 5.5 V			10	
١.	Control inputs	$V_{CC} = 3.6 \text{ V},$	$V_I = V_{CC}$ or GND			±1	
ΙΙ	l <sub>1</sub>	V 0.0V	$V_I = V_{CC}$			1	μΑ
	Data inputs	$V_{CC} = 3.6 \text{ V}$	V <sub>I</sub> = 0			-5	
I <sub>off</sub>		$V_{CC} = 0$ ,	$V_I$ or $V_O = 0$ to 4.5 $V$			±100	μΑ
I <sub>OZH</sub>		$V_{CC} = 3.6 \text{ V},$	V <sub>O</sub> = 3 V			5	μΑ
I <sub>OZL</sub>		$V_{CC} = 3.6 \text{ V},$	V <sub>O</sub> = 0.5 V			-5	μΑ
I <sub>OZPU</sub>		$V_{CC} = 0 \text{ to } 1.5 \text{ V}, V_{O} = 0.5 \text{ V}$	to 3 V, $\overline{OE}$ = don't care			±100	μΑ
I <sub>OZPD</sub>		$V_{CC} = 1.5 \text{ V to } 0, V_{O} = 0.5 \text{ V}$	to 3 V, OE = don't care			±100	μΑ
		V <sub>CC</sub> = 3.6 V,	Outputs high			0.19	
I <sub>CC</sub>		$I_{O}=0$ ,	Outputs low			5	mA
		$V_I = V_{CC}$ or GND	Outputs disabled			0.19	
Δl <sub>CC</sub> ‡		V <sub>CC</sub> = 3 V to 3.6 V, One inpu Other inputs at V <sub>CC</sub> or GND	t at V <sub>CC</sub> – 0.6 V,			0.2	mA
C <sub>i</sub>		V <sub>I</sub> = 3 V or 0			4		pF
Co		V <sub>O</sub> = 3 V or 0			7		pF

 $<sup>^{\</sup>dagger}$  All typical values are at  $V_{CC}$  = 3.3 V,  $T_{A}$  = 25°C.

# switching characteristics over recommended operating free-air temperature range, $C_L$ = 50 pF (unless otherwise noted) (see Figure 1)


PARAMETER	FROM	TO	V	<sub>CC</sub> = 3.3 ' ± 0.3 V	V	V <sub>CC</sub> =	UNIT	
	(INPUT)	(OUTPUT)	MIN	TYP†	MAX	MIN	MAX	
t <sub>PLH</sub>		V	1.1	2.3	3.5		3.8	
t <sub>PHL</sub>	A	Y	1.3	2.1	3.3		3.6	ns
t <sub>PZH</sub>	OF.	V	1.1	2.5	4.5		5.3	
t <sub>PZL</sub>	ŌĒ	Y	1.4	2.7	4.4		4.9	ns
t <sub>PHZ</sub>	OF.	V	1.9	2.8	4.4		4.5	
t <sub>PLZ</sub>	ŌĒ	Y	1.8	2.9	4.4		4.4	ns

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .



<sup>&</sup>lt;sup>‡</sup> This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V<sub>CC</sub> or GND.

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A.  $C_L$  includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_{O}$  = 50  $\Omega$ ,  $t_{r} \leq$  2.5 ns,  $t_{f} \leq$  2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms

14-Oct-2022

www.ti.com

#### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
	` '					,,	(6)	.,			
SN74LVT244BDBR	ACTIVE	SSOP	DB	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LX244B	Samples
SN74LVT244BDW	ACTIVE	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVT244B	Samples
SN74LVT244BDWG4	ACTIVE	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVT244B	Samples
SN74LVT244BDWR	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVT244B	Samples
SN74LVT244BDWRE4	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVT244B	Samples
SN74LVT244BNSR	ACTIVE	SO	NS	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVT244B	Samples
SN74LVT244BPW	ACTIVE	TSSOP	PW	20	70	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LX244B	Samples
SN74LVT244BPWE4	ACTIVE	TSSOP	PW	20	70	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LX244B	Samples
SN74LVT244BPWG4	ACTIVE	TSSOP	PW	20	70	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LX244B	Samples
SN74LVT244BPWR	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LX244B	Samples
SN74LVT244BPWRE4	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LX244B	Samples
SN74LVT244BPWRG4	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LX244B	Samples
SN74LVT244BRGYR	ACTIVE	VQFN	RGY	20	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	LX244B	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".



# PACKAGE OPTION ADDENDUM

www.ti.com 14-Oct-2022

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Jun-2022


## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVT244BDBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74LVT244BDWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74LVT244BNSR	so	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1
SN74LVT244BPWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
SN74LVT244BRGYR	VQFN	RGY	20	3000	330.0	12.4	3.8	4.8	1.6	8.0	12.0	Q1



www.ti.com 3-Jun-2022



#### \*All dimensions are nominal

7 til dilliononono di o mominar							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVT244BDBR	SSOP	DB	20	2000	356.0	356.0	35.0
SN74LVT244BDWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74LVT244BNSR	so	NS	20	2000	367.0	367.0	45.0
SN74LVT244BPWR	TSSOP	PW	20	2000	356.0	356.0	35.0
SN74LVT244BRGYR	VQFN	RGY	20	3000	356.0	356.0	35.0

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Jun-2022

## **TUBE**



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN74LVT244BDW	DW	SOIC	20	25	507	12.83	5080	6.6
SN74LVT244BDWG4	DW	SOIC	20	25	507	12.83	5080	6.6
SN74LVT244BPW	PW	TSSOP	20	70	530	10.2	3600	3.5
SN74LVT244BPWE4	PW	TSSOP	20	70	530	10.2	3600	3.5
SN74LVT244BPWG4	PW	TSSOP	20	70	530	10.2	3600	3.5





- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# **MECHANICAL DATA**

# NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

## PLASTIC SMALL-OUTLINE PACKAGE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



3.5 x 4.5, 0.5 mm pitch

PLASTIC QUAD FGLATPACK - NO LEAD


This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



**INSTRUMENTS** www.ti.com




PLASTIC QUAD FLATPACK - NO LEAD



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





SOIC



- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.







- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# PW (R-PDSO-G20)

# PLASTIC SMALL OUTLINE



- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
  C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



## **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated