

Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All recreations are done with the approval of the OCM.

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceed the OCM data sheet.

Quality Overview

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-35835
 - Class Q Military
 - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
- Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OEM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

12-BIT ADDRESS COMPARATORS

D2661 JUNE 1982 - REVISED MAY 1986

- 'ALS679 is a 12-Bit Address Comparator with Enable
- 'ALS680 is a 12-Bit Address Comparator with Latch
- Package Options Include "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability


description

The 'ALS679 and 'ALS680 address comparators simplify addressing of memory boards and/or other peripheral devices. The four P inputs are normally hard wired with a preprogrammed address. An internal decoder determines what input information applied to the 12 A inputs must be low or high to cause a low state at the output (Y). For example, a positive-logic bit combination of 0111 (decimal 7) at the P input determines that inputs A1 through A7 must be low and that inputs A8 through A12 must be high-to cause the output to go low. Equality of the address applied at the A inputs to the preprogrammed address is indicated by the output being low.


The 'ALS679 features an enable input (G). When \overline{G} is low, the device is enabled. When \overline{G} is high, the device is disabled and the output is high regardless of the A and P inputs. The 'ALS680 features a transparent latch and a latch enable input (C). When C is high, the device is in the transparent mode. When C is low, the previous logic state of Y is latched.

The SN54ALS679 and SN54ALS680 are characterized for operation over the full military temperature range of -55°C to 125°C. The and SN74ALS680 SN74ALS679 characterized for operation from 0°C to 70°C.


SN54ALS679 . . . J PACKAGE SN74ALS679 . . . DW OR N PACKAGE (TOP VIEW)




SN54ALS679 . . . FK PACKAGE (TOP VIEW)



SN54ALS680 . . . J PACKAGE SN74ALS680 . . . DW OR N PACKAGE (TOP VIEW)



SN54ALS680 . . . FK PACKAGE (TOP VIEW)





н н н н

н н

Н

Н

L

'ALS679	'ALS680				INPL	JTS (СОМІ	MON	то	ALS	679	AND	ALS	680)			OUTPUT
G	С	РЗ	P2	P1	PO	A1	A2	АЗ	A4	Α5	Α6	Α7	A8	A9	A10	A11	A12	Υ
L	Н	L	L	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	H	L
L	н	L	L	L	Н	L	Н	Н	н	Н	Н	Н	Н	Н	Н	Н	н	L
L	н	L	L	Н	L	L	L	н	Н	н	н	Н	Н	Н	Н	Н	Н	L ·
L	Н	L	L	Н	H	L	L	L	Н	н	н	Н	Н	Н	Н	Н	н	L
L	н	L	Н	L	L	L	L	L	L	Н	Н	Н	Н	Н	Н	-Н	Н	L
L	н	L	Н	L	н	L	L	L	L	L	Н	Н	Н	н	Н	Н	Н	L
L	н	L	Н	Н	L	L	L	L	L	L	L	Н	Н	Н	Н	Н	Н	L
L	н	L	Н	Н	Н	L	L	L	L	L	L	L	Н	Н	Н	Н	н	L
L	Н	н	L	L	L	L	L	L	L	L	L	L	L	Н	н	н	Н	L
L	Н	н	L	L	Н	L	L	L	L	L	L	L	L	L	н	Н	Н	L
L	н	н	L	Н	L	L	L	L	L	L	L	L	L	L	L	Н	Н	L
L	н	н	L	Н	Н	L	L	L	L	L	L	L	L	L	L	L	н	L
	H	Н	н	L	L	ι	L	L	L	ŧ	Ľ	Ĺ	L	н	н	H	L.	L†

FUNCTION TABLE

[†]The three shaded rows of the function table show combinations that would normally not be used in address comparator applications. The logic symbols above are not valid for these combinations in which P = 12, 13, and 14. If symbols valid for all combinations are required, starting with the fourth Exclusive-OR from the bottom, change P ≥ 9 to P = 9 . . . 11/13 . . . 15, P ≥ 10 to P = 10/11/14/15, and P ≥ 11 to P = 11/15.

All other combinations

ALS679: Any combination

'ALS680: Any combination


Н

н

Latched


logic symbols ‡

Н



[‡]These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.







SN54ALS679, SN54ALS680, SN74ALS679, SN74ALS680 12-BIT ADDRESS COMPARATORS

Storage temperature range -65 °C to 150 °C

recommended operating conditions

					N54ALS		SN74ALS679 SN74ALS680			UNIT
			P	ΛIN	NOM	MAX	MIN	NOM	MAX	
Vcc	Supply voltage			4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage			2			2			V
VIL	Low-level input voltage					0.7			0.8	V
ОН	High-level output current					- 1			- 2.6	mA
^I OL	Low-level output current					12		-	24	mΑ
tw	Pulse duration, Enable C high	'ALS680		45			40			ns
t _{su}	Setup time, Data before C.	'ALS680		50			45			ns
th	Hold time, Data after C₊	'ALS680		10			5			ns
TA	Operating free air temperature			55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

		SN54ALS679	SN74ALS679	UNIT			
PARAMETER	TEST CONDITIONS	SN54ALS680	SN74ALS680				
		MIN TYPT MAX	MIN TYPT MAX				
V _{IK}	V _{CC} = 4.5 V, I _I = 18 mA	·· 1.5	· 1.5	V			
	V _{CC} = 4.5 V to 5.5 V, I _{OH} 0.4 mA	V _{CC} - 2	V _{CC} 2				
Voн	V _{CC} = 4.5 V, I _{OH} = 1 mA	2.4 3.3		V			
	V _{CC} = 4.5 V, I _{OH} = + 2.6 mA		2.4 3.2				
V	V _{CC} = 4.5 V, I _{OL} - 12 mA	0.25 0.4	0.25 0.4	\ \			
VOL	V _{CC} = 4.5 V, I _{OL} 24 mA		0.35 0.5				
T _I	V _{CC} - 5.5 V, V _I - 7 V	0.1	0.1	mA			
Ή	$V_{CC} = 5.5 \text{ V}.$ $V_1 = 2.7 \text{ V}$	20	20	μΑ			
IL	V _{CC} = 5.5 V. V _I 0.4 V	- 0.1	- 0.1	mA			
10 ‡	V _{CC} = 5.5 V, V _O + 2.25 V	- 30 - 112	- 30 - 112	mA			
'ALS679	V 55 V	17 28	17 28	A			
CC ALS680	V _{CC} - 5.5 V	18 27	18 27	mA			

 $^{^{\}dagger}$ All typical values are at V_{CC} = 5 V, T_A \times 25 °C.



^{*}The output conditions have been chosen to produce a current that closely approximates one half of the true short circuit output current, los

SN54ALS679, SN54ALS680, SN74ALS679, SN74ALS680 12-BIT ADDRESS COMPARATORS

'ALS679 switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$ $C_L = 50 \text{ pF},$ $R_L = 500 \Omega,$ $T_A = \text{MIN to MAX}$					
	}		SN54	SN54ALS679		SN74ALS679			
[MIN	MAX	MiN	MAX			
^t PLH			4	28	4	25	ns		
[†] PHL	Any P	Y	8	40	8	35			
^t PLH			5	26	5	22	ns		
[†] PHL	Any A	Y	5	35	5	30			
[†] PLH			3	15	3	13	ns		
[†] PHL	G	Y	5	30	5	25			

'ALS680 switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)			$V_{CC}=4.5 \text{ V to } 5.5 \text{ V}$ $C_L=50 \text{ pF}$ $R_L=500 \Omega$ $T_A=\text{MIN to MAX}$					
			SN54	ALS680	SN744	ALS680			
			MIN	MAX	MIN	MAX	l		
tPLH .		- V	6	27	6	22	ns		
t _{PHL}	Any P	ľ	10	43	10	38	ns		
^t PLH	A A		5	25	5	21	ns		
t _{PHL}	Any A	Y	5	28	5	25	1 113		
^t PLH	С	V	3	25	3	20	ns		
tPHL	1	[15	48	15	42] ''		

NOTE 1: Load circuit and voltage waveforms are shown in Section 1.

TYPICAL APPLICATION INFORMATION

The 'ALS679 and 'ALS680 can be wired to recognize any one of 212 addresses. The number of ''lows'' in the address determines the input pattern for the P inputs. Then those system address lines that are low in the address to be recognized are connected to the lowest numbered A inputs of the address comparator and the system address lines that are high are connected to the highest numbered A inputs.

For example, assume the comparator is to enable a device when the 12-bit system address is:

Since the address contains 4 lows and 8 highs, the following connections are made:


P3 to 0 V, P2 to VCC, P1 to 0 V, and P0 to 0 V.

System address lines A9, A8, A5, and A4 to comparator inputs A1 through A4 in any convenient order.

The remaining eight system address lines to comparator inputs A5 through A12 in any convenient order.

The output provides an active-low enabling signal.

The following circuit is a register bank decoder that examines the 14 most significant bits (A0 through A13) of a 20-bit address to select banks corresponding to the hex addresses 10000, 10040, 10080, and 10000.



REGISTER BANK DECODER