

Automotive-grade N-channel 80 V, 1.7 mΩ typ., 180 A,
STripFET™ F7 Power MOSFETs in H²PAK-2 and H²PAK-6

Datasheet - production data





Figure 1: Internal schematic diagram



Features

| Order code | V _{DS} | R _{DS(on)} max. | I _D |
|----------------|-----------------|--------------------------|----------------|
| STH275N8F7-2AG | 80 V | 2.1 mΩ | |
| STH275N8F7-6AG | | | 180 A |

- AEC-Q101 qualified
- Among the lowest R_{DS(on)} on the market
- Excellent FoM (figure of merit)
- Low C_{rss}/C_{iss} ratio for EMI immunity
- High avalanche ruggedness



Applications

- Switching applications

Description

These N-channel Power MOSFETs utilize STripFET™ F7 technology with an enhanced trench gate structure that results in very low on-state resistance, while also reducing internal capacitance and gate charge for faster and more efficient switching.

Table 1: Device summary

| Order code | Marking | Package | Packing |
|----------------|---------|----------------------|---------------|
| STH275N8F7-2AG | 275N8F7 | H ² PAK-2 | Tape and reel |
| STH275N8F7-6AG | | H ² PAK-6 | |

Contents

| | | |
|----------|---|-----------|
| 1 | Electrical ratings | 3 |
| 2 | Electrical characteristics | 4 |
| 2.1 | Electrical characteristics (curves) | 6 |
| 3 | Test circuits | 8 |
| 4 | Package information | 9 |
| 4.1 | H ² PAK-2 package information..... | 10 |
| 4.2 | H ² PAK-6 package information..... | 12 |
| 4.3 | H ² PAK packing information | 15 |
| 5 | Revision history | 17 |

1 Electrical ratings

Table 2: Absolute maximum ratings

| Symbol | Parameter | Value | Unit |
|----------------|---|------------|------------------|
| V_{DS} | Drain-source voltage | 80 | V |
| V_{GS} | Gate-source voltage | ± 20 | V |
| $I_D^{(1)}$ | Drain current (continuous) at $T_C = 25^\circ\text{C}$ | 180 | A |
| | Drain current (continuous) at $T_C = 100^\circ\text{C}$ | 180 | |
| $I_{DM}^{(2)}$ | Drain current (pulsed) | 720 | A |
| P_{TOT} | Total dissipation at $T_C = 25^\circ\text{C}$ | 315 | W |
| $E_{AS}^{(3)}$ | Single pulse avalanche energy | 0.775 | J |
| T_{stg} | Storage temperature range | -55 to 175 | $^\circ\text{C}$ |
| T_j | Operating junction temperature range | | |

Notes:

(1) Limited by package.

(2) Pulse width is limited by safe operating area.

(3) Starting $T_j = 25^\circ\text{C}$, $I_d = 65 \text{ A}$, $V_{dd} = 50 \text{ V}$, $T_j < T_{j,\text{max}}$.**Table 3: Thermal data**

| Symbol | Parameter | Value | Unit |
|---------------------|----------------------------------|-------|--------------------|
| $R_{thj-case}$ | Thermal resistance junction-case | 0.48 | $^\circ\text{C/W}$ |
| $R_{thj-pcb}^{(1)}$ | Thermal resistance junction-pcb | 35 | |

Notes:(1) When mounted on FR-4 board of 1 inch², 2oz Cu.

2 Electrical characteristics

($T_{CASE} = 25^\circ\text{C}$ unless otherwise specified)

Table 4: On/off states

| Symbol | Parameter | Test conditions | Min. | Typ. | Max. | Unit |
|---------------------|-----------------------------------|--|------|------|------|------------------|
| $V_{(BR)DSS}$ | Drain-source breakdown voltage | $V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$ | 80 | | | V |
| I_{DSS} | Zero gate voltage drain current | $V_{GS} = 0 \text{ V}, V_{DS} = 80 \text{ V}$ | | | 1 | μA |
| | | $V_{GS} = 0 \text{ V}, V_{DS} = 80 \text{ V}, T_c = 125^\circ\text{C}$ (1) | | | 100 | |
| I_{GSS} | Gate-body leakage current | $V_{DS} = 0 \text{ V}, V_{GS} = +20 \text{ V}$ | | | 100 | nA |
| $V_{GS(\text{th})}$ | Gate threshold voltage | $V_{DS} = V_{GS}, I_D = 250 \mu\text{A}$ | 2.5 | | 4.5 | V |
| $R_{DS(\text{on})}$ | Static drain-source on-resistance | $V_{GS} = 10 \text{ V}, I_D = 90 \text{ A}$ | | 1.7 | 2.1 | $\text{m}\Omega$ |

Notes:

(1) Defined by design, not subject to production test.

Table 5: Dynamic

| Symbol | Parameter | Test conditions | Min. | Typ. | Max. | Unit |
|-----------|------------------------------|---|------|-------|------|------|
| C_{iss} | Input capacitance | $V_{DS} = 50 \text{ V}, f = 1 \text{ MHz}, V_{GS} = 0 \text{ V}$ | - | 13600 | - | pF |
| C_{oss} | Output capacitance | | - | 2050 | - | |
| C_{rss} | Reverse transfer capacitance | | - | 236 | - | |
| Q_g | Total gate charge | $V_{DD} = 40 \text{ V}, I_D = 180 \text{ A}, V_{GS} = 10 \text{ V}$ (see <i>Figure 14: "Test circuit for gate charge behavior"</i>) | - | 193 | - | nC |
| Q_{gs} | Gate-source charge | | - | 96 | - | |
| Q_{gd} | Gate-drain charge | | - | 46 | - | |

Table 6: Switching times

| Symbol | Parameter | Test conditions | Min. | Typ. | Max. | Unit |
|--------------|---------------------|--|------|------|------|------|
| $t_{d(on)}$ | Turn-on delay time | $V_{DD} = 40 \text{ V}, I_D = 90 \text{ A}$ $R_G = 4.7 \Omega, V_{GS} = 10 \text{ V}$ (see <i>Figure 18: "Switching time waveform"</i>) | - | 56 | - | ns |
| t_r | Rise time | | - | 180 | - | |
| $t_{d(off)}$ | Turn-off delay time | | - | 98 | - | |
| t_f | Fall time | | - | 42 | - | |

Table 7: Source-drain diode




| Symbol | Parameter | Test conditions | Min. | Typ. | Max. | Unit |
|-----------------|-------------------------------|--|------|------|------|------|
| I_{SD} | Source-drain current | | - | | 180 | A |
| $I_{SDM}^{(1)}$ | Source-drain current (pulsed) | | - | | 720 | A |
| $V_{SD}^{(2)}$ | Forward on voltage | $V_{GS} = 0 \text{ V}$, $I_{SD} = 90 \text{ A}$ | - | | 1.2 | V |
| t_{rr} | Reverse recovery time | $I_{SD} = 180 \text{ A}$, $dI/dt = 100 \text{ A}/\mu\text{s}$, $V_{DD} = 64 \text{ V}$, $T_j = 150 \text{ }^\circ\text{C}$ | - | 78 | | ns |
| Q_{rr} | Reverse recovery charge | | - | 182 | | nC |
| I_{RRM} | Reverse recovery current | | - | 4.7 | | A |

Notes:

(1) Pulse width limited by safe operating area.

(2) Pulsed: pulse duration = 300 μs , duty cycle 1.5 %.

2.1 Electrical characteristics (curves)



STH275N8F7-2AG, STH275N8F7-6AG

Electrical characteristics

Figure 8: Static drain-source on-resistance




Figure 9: Capacitance variations




Figure 10: Source-drain diode forward characteristics




Figure 11: Normalized gate threshold voltage vs temperature





Figure 12: Normalized on-resistance vs temperature



3 Test circuits

Figure 13: Test circuit for resistive load switching times




Figure 14: Test circuit for gate charge behavior




Figure 15: Test circuit for inductive load switching and diode recovery times




Figure 16: Unclamped inductive load test circuit




Figure 17: Unclamped inductive waveform





Figure 18: Switching time waveform



4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com.
ECOPACK® is an ST trademark.

4.1 H²PAK-2 package information



Figure 19: H²PAK-2 package outline

Table 8: H²PAK-2 package mechanical data

| Dim. | mm | | |
|------|-------|------|-------|
| | Min. | Typ. | Max. |
| A | 4.30 | | 4.70 |
| A1 | 0.03 | | 0.20 |
| C | 1.17 | | 1.37 |
| e | 4.98 | | 5.18 |
| E | 0.50 | | 0.90 |
| F | 0.78 | | 0.85 |
| H | 10.00 | | 10.40 |
| H1 | 7.40 | | 7.80 |
| L | 15.30 | | 15.80 |
| L1 | 1.27 | | 1.40 |
| L2 | 4.93 | | 5.23 |
| L3 | 6.85 | | 7.25 |
| L4 | 1.5 | | 1.7 |
| M | 2.6 | | 2.9 |
| R | 0.20 | | 0.60 |
| V | 0° | | 8° |

Figure 20: H²PAK-2 recommended footprint

4.2 H²PAK-6 package information



Figure 21: H²PAK-6 package outline

Table 9: H²PAK-6 package mechanical data

| Dim. | mm | | |
|------|-------|------|-------|
| | Min. | Typ. | Max. |
| A | 4.30 | | 4.70 |
| A1 | 0.03 | | 0.20 |
| C | 1.17 | | 1.37 |
| e | 2.34 | 2.54 | 2.74 |
| e1 | 4.88 | | 5.28 |
| e2 | 7.42 | | 7.82 |
| E | 0.45 | | 0.60 |
| F | 0.50 | | 0.70 |
| H | 10.00 | | 10.40 |
| H1 | 7.40 | | 7.80 |
| L | 14.75 | | 15.25 |
| L1 | 1.27 | | 1.40 |
| L2 | 4.35 | | 4.95 |
| L3 | 6.85 | | 7.25 |
| L4 | 1.50 | | 1.75 |
| M | 1.90 | | 2.50 |
| R | 0.20 | | 0.60 |
| V | 0° | | 8° |

Figure 22: H²PAK-6 recommended footprint

Dimensions are in mm.

4.3 H²PAK packing information

Figure 23: Tape outline




Figure 24: Reel outline




Table 10: Tape and reel mechanical data

| Tape | | | Reel | | |
|------|------|------|---------------|------|------|
| Dim. | mm | | Dim. | mm | |
| | Min. | Max. | | Min. | Max. |
| A0 | 10.5 | 10.7 | A | | 330 |
| B0 | 15.7 | 15.9 | B | 1.5 | |
| D | 1.5 | 1.6 | C | 12.8 | 13.2 |
| D1 | 1.59 | 1.61 | D | 20.2 | |
| E | 1.65 | 1.85 | G | 24.4 | 26.4 |
| F | 11.4 | 11.6 | N | 100 | |
| K0 | 4.8 | 5.0 | T | | 30.4 |
| P0 | 3.9 | 4.1 | | | |
| P1 | 11.9 | 12.1 | Base quantity | | 1000 |
| P2 | 1.9 | 2.1 | Bulk quantity | | 1000 |
| R | 50 | | | | |
| T | 0.25 | 0.35 | | | |
| W | 23.7 | 24.3 | | | |

5 Revision history

Table 11: Document revision history

| Date | Revision | Changes |
|-------------|----------|--|
| 27-Nov-2014 | 1 | First release. |
| 05-Mar-2015 | 2 | Document status promoted from preliminary to production data. Updated title and feature in cover page. |
| 10-Mar-2016 | 3 | Updated Table 4. Minor text changes. |
| 10-Jan-2017 | 4 | Updated title and features in cover page. Updated <i>Table 2: "Absolute maximum ratings"</i> , <i>Table 4: "On/off states"</i> and <i>Table 6: "Switching times"</i> . Minor text changes. |

IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics – All rights reserved