



PCI Express® 1:8 HCSL Clock Buffer

Features


- → Phase jitter filter for PCIe® application
- Eight Pairs of Differential Clocks →
- Low skew < 50ps (PI6C20800S), <60ps (PI6C20800SI) ->
- Low Cycle-to-cycle jitter < 70ps →
- Output Enable for all outputs →
- Outputs Tristate control via SMBus →
- Power Management Control →
- Programmable PLL Bandwidth →
- PLL or Fanout operation →
- → 3.3V Operation
- Industrial Temperature Option PI6C20800SI →
- Totally Lead-Free & Fully RoHS Compliant (Notes 1 & 2) →
- Halogen and Antimony Free. "Green" Device (Note 3) →
- For automotive applications requiring specific change control → (i.e. parts qualified to AEC-Q100/101/200, PPAP capable, and manufactured in IATF 16949 certified facilities), please contact us or your local Diodes representative. https://www.diodes.com/quality/product-definitions/

- Packaging (Pb-Free & Green): →
 - 48-Pin SSOP (V)
 - 48-Pin TSSOP (A)

Description

The PI6C20800S is a PCI Express[®], high-speed, low-noise differential clock buffer designed to be a companion to PI6C410BS PCI Express clock generator for Intel server chipsets. The device distributes the differential SRC clock from PI6C410BS to eight differential pairs of clock outputs either with or without PLL. The input SRC clock can be divided by 2 when SRC DIV# is LOW. The clock outputs are controlled by input selection of SRC_ STOP#, PWRDWN# and SMBus, SCLK and SDA. When input of either SRC STOP# or PWRDWN# is LOW, the output clocks are Tristated. When PWRDWN# is LOW, the SDA and SCLK inputs must be Tristated.

Block Diagram



Notes:

^{1.} No purposely added lead. Fully EU Directive 2002/95/EC (RoHS), 2011/65/EU (RoHS 2) & 2015/863/EU (RoHS 3) compliant.

^{2.} See https://www.diodes.com/quality/lead-free/ for more information about Diodes Incorporated's definitions of Halogen- and Antimony-free, "Green" and Lead-free. 3. Halogen- and Antimony-free "Green" products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and <1000ppm

antimony compounds.





Pin Configuration

SRC_DIV# C V _{DD} C V _{SS} C SRC C OE_0 C OE_3 C OUT0 C OUT0# C VSS C V _{DD} C OUT1# C OUT1# C OUT1# C OUT2# C OUT2 OUT2# C OUT2 V _{SS} C V _{DD} C OUT3# C OUT3# C OUT3# C SCLK C SDA C	5 6 7 8 9 10 11 12 13 14 15 16 17 18 19	48 46 45 44 43 42 41 40 39 38 37 36 37 36 31 30 28 27 26 25	VDD_A VSS_A IREF LOCK OE_7 OE_4 OUT7 OUT7# OE_INV VDD OUT6 OUT6 OUT6 OUT6 OUT6 OUT5 OUT5 OUT5 OUT5 VSS VDD OUT4 OUT4 PLL_BW# SRC_STOP# PWRDWN# VSS
---	---	---	--

Pin Descriptions

Pin #	Pin Name	Туре	Descriptions
1	SRC_DIV#	Input	3.3V LVTTL input for selecting input frequency divide by 2, active LOW.
4, 5	SRC & SRC#	Input	0.7V Differential SRC input from PI6C410 clock synthesizer
6, 7, 14, 15, 35, 36, 43, 44	OE [0:7]	Input	3.3V LVTTL input for enabling outputs, active HIGH.
40	OE_INV	Input	3.3V LVTTL input for inverting the OE, SRC_STOP# and PWRDWN# pins. When 0 = same stage When 1 = OE[0:7], SRC_STOP#, PWRDWN# inverted.
8, 9, 12, 13, 16 17, 20, 21, 29, 30, 33, 34, 37, 38, 41, 42	OUT[0:7] & OUT[0:7]#	Output	0.7V Differential outputs
22	PLL/BYPASS#	Input	3.3V LVTTL input for selecting fan-out of PLL operation.
23	SCLK	Input	SMBus compatible SCLOCK input
24	SDA	I/O	SMBus compatible SDATA
46	I _{REF}	Input	External resistor connection to set the differential output current
27	SRC_STOP#	Input	3.3V LVTTL input for SRC stop, active LOW





Pin Descriptions Cont.

Pin #	Pin Name	Туре	Descriptions
28	PLL_BW#	Input	3.3V LVTTL input for selecting the PLL bandwidth
26	PWRDWN#	Input	3.3V LVTTL input for Power Down operation, active LOW
45	LOCK	Output	3.3V LVTTL output, transition high when PLL lock is achieved (Latched output)
2, 11, 19, 31, 39	V _{DD}	Power	3.3V Power Supply for Outputs
3, 10, 18, 25, 32	V _{SS}	Ground	Ground for Outputs
47	V _{SS_A}	Ground	Ground for PLL
48	V _{DD_A}	Power	3.3V Power Supply for PLL





Serial Data Interface (SMBus)

This part is a slave only SMBus device that supports indexed block read and indexed block write protocol using a single 7-bit address and read/write bit as shown below.

Address Assignment

A6	A5	A4	A3	A2	A1	A0	W/R
1	1	0	1	1	1	0	0/1

Data Write Protocol

1 bit	7 bits	1	1	8 bits	1	8 bits	1	8 bits	1	8 bits	1	1 bit
Start bit	Slave Addr	W	Ack	Register offset	Ack	Byte Count = N	Ack	Data Byte Offset	Ack	Data Byte N - 1	Ack	Stop bit

Note:

1. Register offset for indicating the starting register for indexed block write and indexed block read. Byte Count in write mode cannot be 0.

Data Read Protocol

1 bit	7 bits	1	1	8 bits	1	1	7 bits	1	1	8 bits	1	8 bits	1	8 bits	1	1 bit
Start bit	Slave Addr	W	Ack	Register offset	Ack	Repeat Start	Slave Addr	R	Ack	Byte Count = N	Ack	Data Byte Offset	Ack	Data Byte N - 1	Not Ack	Stop bit

Note:

1. Register offset for indicating the starting register for indexed block write and indexed block read.

Data Byte 0: Control Register

Bit	Descriptions	Туре	Power Up Condition	Output(s) Affected	Pin
0	SRC_DIV# 0 = Divide by 2 1 = Normal	RW	1 = x1	OUT[0:7], OUT[0:7]#	NA
1	PLL/BYPASS# 0 = Fanout 1 = PLL	RW	1 = PLL	OUT[0:7], OUT[0:7]#	NA
2	PLL Bandwidth 0 = HIGH Bandwidth, 1 = LOW Bandwidth	RW	1 = Low	OUT[0:7], OUT[0:7]#	NA
3	RESERVED				
4	RESERVED				
5	RESERVED				
6	SRC_STOP# 0 = Driven when stopped 1 = Tristate	RW	0 = Driven when stopped	OUT[0:7], OUT[0:7]#	
7	PWRDWN# 0 = Driven when stopped 1 = Tristate	RW	0 = Driven when stopped	OUT[0:7], OUT[0:7]#	NA





Data Byte 1: Control Register

Bit	Descriptions	Туре	Power Up Condition	Output(s) Affected	Pin
0		RW	1 = Enabled	OUT0, OUT0#	NA
1		RW	1 = Enabled	OUT1, OUT1#	NA
2		RW	1 = Enabled	OUT2, OUT2#	NA
3	OUTPUTS enable	RW	1 = Enabled	OUT3, OUT3#	NA
4	1 = Enabled 0 = Disabled	RW	1 = Enabled	OUT4, OUT4#	NA
5		RW	1 = Enabled	OUT5, OUT5#	NA
6		RW	1 = Enabled	OUT6, OUT6#	NA
7		RW	1 = Enabled	OUT7, OUT7#	NA

Data Byte 2: Control Register

Bit	Descriptions	Туре	Power Up Condition	Output(s) Affected	Pin
0		RW	0 = Free running	OUT0, OUT0#	NA
1		RW	0 = Free running	OUT1, OUT1#	NA
2	Allow control of OUTPUTS with	RW	0 = Free running	OUT2, OUT2#	NA
3	assertion of SRC_STOP#	RW	0 = Free running	OUT3, OUT3#	NA
4	0 = Free running 1 = Stopped with SRC_Stop#	RW	0 = Free running	OUT4, OUT4#	NA
5		RW	0 = Free running	OUT5, OUT5#	NA
6		RW	0 = Free running	OUT6, OUT6#	NA
7		RW	0 = Free running	OUT7, OUT7#	NA

Data Byte 3: Control Register

Bit	Descriptions	Туре	Power Up Condition	Output(s) Affected	Pin
0		RW			
1		RW			
2		RW			
3	DECEDVED	RW			
4	RESERVED	RW			
5		RW			
6		RW			
7		RW			





Data Byte 4: Pericom ID Register

Bit	Descriptions	Туре	Power Up Condition	Output(s) Affected	Pin
0		R	0	NA	NA
1		R	0	NA	NA
2		R	0	NA	NA
3	Daria area ID	R	0	NA	NA
4	Pericom ID	R	0	NA	NA
5		R	1	NA	NA
6	-	R	0	NA	NA
7		R	0	NA	NA

Functionality

PWRDWN#	OUT	OUT#	SRC_Stop#	OUT	OUT#
1	Normal	Normal	1	Normal	Normal
0	$I_{REF} \times 2$ or Float	LOW	0	$I_{REF} \times 6$ or Float	LOW



A Product Line of Diodes Incorporated

PI6C20800S

Power Down (PWRDWN# assertion)




Figure 1. Power Down Sequence

Power Down (PWRDWN# De-assertion)






Figure 2. Power Down De-assert Sequence





Current-mode Output Buffer Characteristics of OUT[0:7], OUT[0:7]#





Differential Clock Buffer Characteristics

Symbol	Minimum	Maximum
R _O	3000Ω	N/A
R _{OS}	unspecified	unspecified
V _{OUT}	N/A	850mV

Current Accuracy

	1.00/	
Nominal test load for given configuration	-12% Inominal	+12% I _{NOMINAL}
	configuration	

Note:

INOMINAL refers to the expected current based on the configuration of the device. 1.

Differential Clock Output Current

Board Target Trace/Term Z	Reference R, Iref = V _{DD} /(3xRr)	Output Current	V _{OH} @ Z
$\frac{100\Omega}{(100\Omega \text{ differential} \approx 15\% \text{ coupling ratio})}$	$R_{REF} = 475\Omega \ 1\%,$ $I_{REF} = 2.32mA$	$I_{OH} = 6 \times I_{REF}$	0.7V @ 50





Absolute Maximum Ratings (Over operating free-air temperature range)

Symbol	Parameters	Min.	Max.	Units
V _{DD_A}	3.3V Core Supply Voltage	-0.5	4.6	
V _{DD}	3.3V I/O Supply Voltage	-0.5	4.6	v
V _{IH}	Input HIGH Voltage		4.6	
V _{IL}	Input LOW Voltage	-0.5		
Ts	Storage Temperature	-65	150	°C
V _{ESD}	ESD Protection	2000		V
TJ	Junction Temperature		125	°C

Note:

Stress beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. 1.

Symbol	Parameters	neters Condition Min.		Max.	Units	
V _{DD_A}	3.3V Core Supply Voltage		3.135	3.465		
V _{DD}	3.3V I/O Supply Voltage		3.135	3.465	v	
V _{IH}	3.3V Input HIGH Voltage		2.0		v	
V _{IL}	3.3V Input LOW Voltage		$V_{\rm SS} - 0.3$	0.8		
I _{IK}	Input Leakage Current	$0 < V_{IN} < V_{DD}$	-5	+5	μΑ	
V _{OH}	3.3V Output HIGH Voltage	$I_{OH} = -1 mA$	2.4		N	
V _{OL}	3.3V Output LOW Voltage	$I_{OL} = 1mA$		0.4	V	
т		$I_{OH} = 6 \times I_{REF},$	12.2			
I _{OH}	Output HIGH Current	put HIGH Current $I_{REF} = 2.32 \text{mA}$		15.6	mA	
C _{IN}	Logic Input Pin Capacitance		1.5	5	υΓ	
C _{OUT}	Output Pin Capacitance			6	pF	
L _{PIN}	Pin Inductance			7	nH	
I _{DD}	Power Supply Current	$V_{DD} = 3.465 V, F_{CPU} = 100 MHz$		250		
I _{SS}	Power Down Current	Driven outputs		80		
I _{SS}	Power Down Current	Tristate outputs		12		
т	Ambient Temperature	Commercial (PI6C20800S)	0	70	20	
T _A		Industrial (PI6C20800SI)	-40	85	°C	

DC Electrical Characteristics ($V_{DD} = 3.3 \pm 5\%$, $V_{DD_A} = 3.3 \pm 5\%$)





Symbol	Parameters	Min.	Max.	Units	Notes		
Fin	SRC/SRC# Input Frequency PLL Mode			95	105	MHz	6
	SRC/SRC# Input Frequency Bypass Mode			95	400	MHz	6
T _{rise} / T _{fall}	Rise and Fall Time (measure	d between 0.175V	to 0.525V)	175	700		2
$\Delta T_{rise} / \Delta T_{fall}$	Rise and Fall Time Variation				125	ps	2
			PI6C20800S	-250	250	ps	
т	Input to Output Propagation	PLL Mode	PI6C20800SI	-450	450		
T _{pd}	Delay		PI6C20800S	-6	6	– ns	
		Bypass Mode	PI6C20800SI	-8	8		
т	Output-to-Output Skew (PI6C20800S)			50	ps	3	
T _{skew}	Output-to-Output Skew (PI60	Output-to-Output Skew (PI6C20800SI)				65	3
V _{HIGH}	Voltage HIGH (Measured at 100MHz @ 3.3V)			600	900		2
V _{OVS}	Max. Voltage				1150		
V _{UDS}	Min. Voltage			-300			
V _{LOW}	Voltage LOW			-150	+150	mV	2
V _{cross}	Absolute crossing poing voltages			250	550	-	2
ΔV_{cross}	Total Variation of V _{cross} over all edges				140	1	2
T _{DC}	Duty Cycle (Measured at 100 MHz)			45	57	%	3
T _{jcyc-cyc}	Jitter, Cycle-to-cycle (PLL Mode, Measurement for differential waveform)			70	ps	4	
	Jitter, Cycle-to-cycle (BYPASS mode as additive jitter)						
J _{add}	Additive RMS phase jitter for PCIe 2.0			<0	1	ps	5

AC Switching Characteristics (V_{DD} = 3.3±5%, V_{DD A} = 3.3±5%)

Notes:

1. Test configuration is $R_S = 33.2\Omega$, $Rp = 49.9\Omega$, and 2pF.

Measurement taken from Single Ended waveform. 2.

Measurement taken from Differential waveform. 3.

4. Measured using M1 timing analyzer from Amherst.


Additive jitter is calculated from input and output RMS phase jitter by using PCIe 2.0 filter. $(J_{add} = \sqrt{(output jitter)^2 - (input jitter)^2})$ 5.

-0.5% downnspread input 6.





Configuration Test Load Board Termination



Part Marking

A Package



Y: Die Rev YY: Year WW: Workweek 1st X: Assembly Code 2nd X: Fab Code

A Package - Industrial



Y: Die Rev YY: Year WW: Workweek 1st X: Assembly Code 2nd X: Fab Code


V Package

Top mark not available at this time. To obtain advance information regarding the top mark, please contact your local sales representative.






Packaging Mechanical: 48-SSOP (V)







Packaging Mechanical: 48-TSSOP (A)



16-0065

For latest package info.

please check: http://www.diodes.com/design/support/packaging/pericom-packaging/packaging-mechanicals-and-thermal-characteristics/

Ordering Information

Ordering Code	Package Code	Package Description	
PI6C20800SVEX	V	48-pin, 300-mil wide (SSOP)	
PI6C20800SAEX	А	48-pin, 240-mil wide (TSSOP)	
PI6C20800SIAEX	А	48-pin, 240-mil wide (TSSOP) (Industrial)	

Notes:

1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS), 2011/65/EU (RoHS 2) & 2015/863/EU (RoHS 3) compliant.

2. See https://www.diodes.com/quality/lead-free/ for more information about Diodes Incorporated's definitions of Halogen- and Antimony-free, "Green" and Lead-free. 3. Halogen- and Antimony-free "Green" products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and <1000ppm antimony compounds.

4. E = Pb-free and Green

5. X suffix = Tape/Reel





IMPORTANT NOTICE

1. DIODES INCORPORATED AND ITS SUBSIDIARIES ("DIODES") MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO ANY INFORMATION CONTAINED IN THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).

2. The Information contained herein is for informational purpose only and is provided only to illustrate the operation of Diodes products described herein and application examples. Diodes does not assume any liability arising out of the application or use of this document or any product described herein. This document is intended for skilled and technically trained engineering customers and users who design with Diodes products. Diodes products may be used to facilitate safety-related applications; however, in all instances customers and users are responsible for (a) selecting the appropriate Diodes products for their applications, (b) evaluating the suitability of the Diodes products for their intended applications, (c) ensuring their applications, which incorporate Diodes products, comply the applicable legal and regulatory requirements as well as safety and functional-safety related standards, and (d) ensuring they design with appropriate safeguards (including testing, validation, quality control techniques, redundancy, malfunction prevention, and appropriate treatment for aging degradation) to minimize the risks associated with their applications.

Diodes assumes no liability for any application-related information, support, assistance or feedback that may be provided by Diodes from time to time. Any 3 customer or user of this document or products described herein will assume all risks and liabilities associated with such use, and will hold Diodes and all companies whose products are represented herein or on Diodes' websites, harmless against all damages and liabilities.

4 Products described herein may be covered by one or more United States, international or foreign patents and pending patent applications. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks and trademark applications. Diodes does not convey any license under any of its intellectual property rights or the rights of any third parties (including third parties whose products and services may be described in this document or on Diodes' website) under this document.

5 Diodes products are provided subject to Diodes' Standard Terms and Conditions of Sale (https://www.diodes.com/about/company/terms-and-conditions/ terms-and-conditions-of-sales/) or other applicable terms. This document does not alter or expand the applicable warranties provided by Diodes. Diodes does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel.

6. Diodes products and technology may not be used for or incorporated into any products or systems whose manufacture, use or sale is prohibited under any applicable laws and regulations. Should customers or users use Diodes products in contravention of any applicable laws or regulations, or for any unintended or unauthorized application, customers and users will (a) be solely responsible for any damages, losses or penalties arising in connection therewith or as a result thereof, and (b) indemnify and hold Diodes and its representatives and agents harmless against any and all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim relating to any noncompliance with the applicable laws and regulations, as well as any unintended or unauthorized application.

7 While efforts have been made to ensure the information contained in this document is accurate, complete and current, it may contain technical inaccuracies, omissions and typographical errors. Diodes does not warrant that information contained in this document is error-free and Diodes is under no obligation to update or otherwise correct this information. Notwithstanding the foregoing, Diodes reserves the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. This document is written in English but may be translated into multiple languages for reference. Only the English version of this document is the final and determinative format released by Diodes.

8. Any unauthorized copying, modification, distribution, transmission, display or other use of this document (or any portion hereof) is prohibited. Diodes assumes no responsibility for any losses incurred by the customers or users or any third parties arising from any such unauthorized use.

Copyright © 2021 Diodes Incorporated

www.diodes.com