

CFP4-100GB-ER4-C

MSA and TAA 100GBase-ER4 CFP4 Transceiver (SMF, 1310nm, 40km, LC, DOM)

Features:

- CFP MSA 1.1 Compliance
- Duplex LC Connector
- Single-mode Fiber
- Commercial Temperature 0 to 70 Celsius
- Hot Pluggable
- Metal with Lower EMI
- Excellent ESD Protection
- RoHS Compliant and Lead Free



Applications:

- 100GBase Ethernet
- Access and Enterprise

Product Description

This MSA Compliant CFP4 transceiver provides 100GBase-ER4 throughput up to 40km over single-mode fiber (SMF) using a wavelength of 1310nm via an LC connector. It is built to MSA standards and is uniquely serialized and data-traffic and application tested to ensure that they will integrate into your network seamlessly. Digital optical monitoring (DOM) support is also present to allow access to real-time operating parameters. This transceiver is Trade Agreements Act (TAA) compliant. We stand behind the quality of our products and proudly offer a limited lifetime warranty.

ProLabs' transceivers are RoHS compliant and lead-free.

TAA refers to the Trade Agreements Act (19 U.S.C. & 2501-2581), which is intended to foster fair and open international trade. TAA requires that the U.S. Government may acquire only "U.S. – made or designated country end products."



Absolute Maximum Ratings

| Parameter | Symbol | Min. | Max. | Unit |
|-----------------------------|----------------|------|------|------|
| Storage Temperature | T _S | -40 | +85 | °C |
| Supply Voltage | Vcc | -0.5 | 3.6 | V |
| Operating Relative Humidity | RH | 5 | 95 | % |

Note:

1. Exceeding any one of these values may destroy the device immediately.

Recommended Operating Conditions

| Parameter | Symb | Symbol | | Тур. | Max. | Unit |
|--------------------------------------------|--------|----------------|-----|---------------------|------|------|
| Operating Case Temperature | | TC | 0 | | 70 | °C |
| Power Supply Voltage | | Vcc | 3.2 | 3.3 | 3.4 | V |
| Power Supply Noise | DC-1MH | | | 2 | | % |
| | | 1-10MHz | | 3 | | |
| Power Consumption | Р | MAX | | | 6 | W |
| | | Low Power Mode | | | 1 | |
| Time of Power-On sequence & Reset Sequence | | | | TBD | | sec |
| Modulation Format | | | | NRZ, Mark Ratio 50% | | |

Electrical Characteristics

| Parameter | Symbol | Min. | Тур. | Max. | Unit | Notes |
|---------------------------------|--------|------|------|------|------|-----------------------|
| Transmitter | | | | | | |
| Input Amplitude (Differential) | Vin | 150 | | 1000 | mVpp | AC coupled inputs, 1 |
| Input Impedance (Differential) | Zin | 85 | 100 | 115 | ohms | Rin > 100 kohms @ DC |
| Receiver | | | | | | |
| Output Amplitude (Differential) | Vout | 360 | | 900 | mVpp | AC coupled Outputs, 1 |
| Output Impedance (Differential) | Zout | 85 | 100 | 115 | ohms | |

Notes:

1. High speed I/O, internally AC coupled.

1.2V MDIO Interface Specifications


| Parameter | Symbol | Min. | Тур. | Max. | Unit | Notes |
|------------------------------------|--------------------------|------|------|-------|------|-------|
| Input Voltage | V _{IH} | 0.84 | | 1.5 | V | |
| | V _{IL} | -0.3 | | 0.36 | V | • |
| Input Leak current | I _{IN} | -100 | | 100 | uA | |
| Output Voltage | V _{OH} | 1.0 | | 1.5 | V | |
| | V _{OL} | -0.3 | | 0.2 | V | |
| Input Capacitance | Cı | | | 10 | pF | |
| Input MDC Clock | f _{MDC} | 0.1 | | 4 | MHz | |
| MDC Clock Period | T _{MDC} | 250 | | 10000 | ns | |
| MDIO Hold Time | T _{hold} | 10 | | | ns | |
| MDIO Setup Time | Ts _{etup} | 10 | | | ns | |
| Clock to output delay from the MMD | T _{dely} | 0 | | 300 | ns | |
| GLB_ALM | T _{glb_alm_ass} | | | 150 | ms | |
| | T _{glb_alm_dea} | | | 150 | ms | |
| MDC High time | T _{high} | | | 160 | ns | |
| MDC Low time | T _{low} | | | 160 | ns | |

Optical Characteristics

| Optical Characteristics Parameter | Symbol | Min. | Тур. | Max. | Unit | Notes |
|----------------------------------------------------------|-------------------|-----------|------------------|------------|-------|-------|
| Falailletei | Зуппоп | IVIIII. | тур. | IVIAA. | Offic | Notes |
| Transmitter | | | | | | |
| Signaling Speed per Lane | BR _{AVE} | | 25.78 | | Gbps | |
| Signaling Speed per Lane OTU4 | BR _{AVE} | | 27.95 | | Gbps | |
| Data Rate Variation | | -100 | | +100 | ppm | |
| Lane_0 Center Wavelength | λсо | 1294.53 | 1295.56 | 1296.59 | nm | |
| Lane_1 Center Wavelength | λC1 | 1299.02 | 1300.05 | 1301.09 | nm | |
| Lane_2 Center Wavelength | λC2 | 1303.54 | 1304.58 | 1305.63 | nm | |
| Lane_3 Center Wavelength | ус3 | 1308.09 | 1309.14 | 1310.19 | nm | |
| Total Average Output Power | Ро | | | 12.5 | dBm | 1 |
| Average Launch Power per Lane | Peach | -2.5 | | 6.5 | dBm | |
| Optical Modulation Amplitude per Lane | | 0.5 | | 6.5 | dBm | |
| Average launch power of OFF transmitter per lane | | | | -30 | dBm | |
| Optical Return Loss Tolerance | | | | 20 | dB | |
| Extinction Ratio | ER | 4.5 | | | dB | 4 |
| Transmitter eye mask definition {X1, X2, X3, Y1, Y2, Y3} | | {0.25, 0. | 4, 0.45, 0.25, 0 | 0.28, 0.4} | | 4 |
| TX Disable Assert Time | t_off | | | 100 | us | |
| Receiver | | | | | | |
| Signaling Speed per Lane | BR _{AVE} | | 25.78 | | Gbps | |
| Signaling Speed per Lane OTU4 | BR _{AVE} | | 27.95 | | Gbps | |
| Data Rate Variation | | -100 | | +100 | ppm | |
| Damage threshold | Rdam | -2.5 | | | dBm | |
| Lane_0 Center Wavelength | λСО | 1294.53 | 1295.56 | 1296.59 | nm | |
| Lane_1 Center Wavelength | λC1 | 1299.02 | 1300.05 | 1301.09 | nm | |
| Lane_2 Center Wavelength | λC2 | 1303.54 | 1304.58 | 1305.63 | nm | |
| Lane_3 Center Wavelength | ус3 | 1308.09 | 1309.14 | 1310.19 | nm | |
| Average Receive Power | Rpow | -20.5 | | TBD | dBm | |
| Receive Sensitivity in OMA per Lane | Pmin | | | -18.5 | dBm | 5 |
| LOS Assert | LOSA | -30 | | | dBm | |
| LOS De-Assert | LOSD | | | -20 | dBm | |
| LOS Hysteresis | | 0.5 | | | dB | 3 |
| | 1 | 1 | 1 | 1 | 1 | 1 |

Notes:

- 1. Output is coupled into a 9/125μm single-mode fiber.
- 2. High speed I/O, internally AC coupled.
- 3. LOS Hysteresis
- 4. Filtered, measured with a PRBS 231-1 test pattern @25.78Gbps
- 5. Receiver sensitivity (OMA), each lane (max) is informative, BER = $5 \times 10-5$



MDIO Registers for MCLK

| MDIO Hex Addr | Access Type | Bit | Register Name | Value and Description | Notes |
|---------------|-------------|-----------|-----------------|---------------------------------------------------------------------------------------------------------------------------------------|-------|
| A011h | R/W | 7:5 | TX MCLK Control | 000b: Disabled (Initial Value) 010b: 1/8 of network lane | |
| A012h | R/W | 7:5 | RX MCLK Control | 000b: Disabled (Initial Value) 010b: 1/8 of network lane | |
| A015h | R/W | 13:1 2 | MCLK Selection | Selects the source of the MCLK for CFP4 modules. 00b: MCLK Off (Initial Value). 01b: MCLK = TX_MCLK 10b: Reserved. 11b: Reserved. | |

MDIO Registers for Host Lane Control Controls Selection

| MDIO Hex Addr | Access Type | Bit | Register Name | Value and Description | Notes |
|---------------|-------------|------|--------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------|-------|
| | R/W | 15 | Signal equaliza- tion mode con- trol | 0: Automatic (Initial Value) 1: Manual | |
| A440~A443h | R/W | 12~9 | Signal Equalization Gain | 00h: No EQ (Initial Value). Write 9~0 to set 9 ~ 0 Db of gain in manual mode. | |
| | R/W | 3~0 | Rx Signal Pre/ De-emphasis | 0000b: 0dB (Initial Value). 4-bit unsigned number N represents the pre/de-emphasis applied. Pre/De-emphasis = 0.5 dB * N, N = 0, 15. | |

MDIO Registers for Host Lane RX Squelch Mode Selection

| MDIO Hex Addr | Access Type | Bit | Register Name | Value and Description | Notes |
|---------------|-------------|------|-------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------|
| A014h | R/W | 9 | Automatic Host Lane Output Squelch on LOS | 0: Host Lane shall not squelch Rx RF output on RX_LOS. Host controls squelch using A040h (Initial Value). 1: Host Lane shall squelch Rx RF output on RX_LOS (sync with A210h~A21Fh.4) per lane based. | |
| A040h | R/W | 15~0 | Host Lane Output Squelch Control | Bits 15~0 squelches host lane 15~0 Rx RF output respectively. 0: No squelch (Initial Value). 1: Squelch. | |

MDIO Registers for Network Lane Squelch & Disable Selection

| MDIO Hex Addr | Access Type | Bit | Register Name | Value and Description | Notes |
|---------------|-------------|------|---------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------|
| A011h | R/W | 15 | Automatic Network Lane TX Squelch Mode | 0: Network Lane shall squelch TX Average power on TX_LOL (sync with A210h~A21Fh.6) per lane base (Initial Value). 1: Network Lane shall squelch TX OMA power on TX_LOL (sync with A210h~A21Fh.6) per lane base. | |
| | R/W | 4 | Automatic Net- work Lane TX Squelch Control | O: Network lane automatic control on TX_LOL is off. Host controls each lane TX squelch using A041h (Initial Value). 1: Network lane automatic control on TX_LOL is on per lane base. | |
| A013h | R/W | 15~0 | Lane 15~0 Disable | Bits 15~0 disable network lane 15~0 Tx Average power output respectively. 0: Normal (Initial Value). 1: Disable. | |
| A041h | R/W | 15~0 | Network Lane n TX Squelch | Bits 15~0 squelches network lane 15~0 Tx OMA power output respectively. 0: No squelch (Initial Value). 1: Squelch. | |

MDIO Registers for TX/Rx Reset

| MDIO Hex Addr | Access Type | Bit | Register Name | Value and Description | Notes |
|---------------|-------------|-----|---------------|---------------------------------------------------|-------|
| A011h | R/W | 8 | TX Reset | 0: Normal operation (Initial Value), 1: Reset. | 1 |
| A012h | R/W | 8 | RX Reset | 0: Normal operation (Initial Value), 1: Reset. | 1 |

Notes:

1. Set these registers to 1 will keep the correspond CDR in reset sate. While these bits are cleared, the correspond CDR will be re-initialized.

MDIO Registers for PRG CNTL1/Tx DIS

| MDIO Hex Addr | Access Type | Bit | Register Name | Value and Description | Notes |
|---------------|-------------|-----|-------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------|
| A007h | R/W | 7~0 | Function Select Code | 0: Assert/De-Assert of PRG_CNTL1 has no effect. 0x01: Assign TRXIC_RSTn function to hardware pins PRG_CNTL1. When so assigned this pin uses the active low logic, that is, 0 = Assert (Reset). 2~9: MSA reserved. 0x0A: TX_DIS (Initial Value). | 1 |

Notes:

1. CFP4 module multiplexes PRG_CNTL1 with TX_DIS functions. Host shall use this register to assign TX_DIS function to PRG_CNTL1, if and only if module is in Low_Power State. When A007h is set to 0x01 in low power state, then the TRXIC_RSTn function is enabled and the hardware TX_DIS is assigned to be deasserted.

MDIO Registers for PRG ALRM1

| MDIO Hex Addr | Access Type | Bit | Register Name | Value and Description | Notes |
|---------------|-------------|-----|----------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------|
| A00Ah | R/W | 7~0 | Alarm Source Code | 0: Not active, always de-asserted, 1: HIPWR_ON, MSA default setting, 2: Ready State, 3: Fault State, 4: RX_ALRM = RX_LOS + RX_NETWORK_LOL, 5: TX_ALRM = TX_LOSF + TX_HOST_LOL + TX_CMU_LOL, 6: RX_NETWORK_LOL, 7: TX_LOSF, 8: TX_HOST_LOL, 9: OOA, 10: RX_LOS (Initial Value). 11~255: Reserved. | |


MDIO Registers for RX Power Monitor Alarm/Warning Threshold

| MDIO Hex Addr | Access Type | Bit | Register Name | Value and Description 0: MSA default registers 80C0h~80C7h (Initial Value), 1: Host Configured Receive Optical Power Threshold registers A03Ch~A03Fh. | | |
|-------------------------------------------------------------------------------------------------------------------------------------|-------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|--|
| A015h | R/W | 9 | RX Power Monitor Alarm/Warning Threshold Select | | | |
| A03Ch | R/W | 15~0 | Host Configured Receive Optical Power High Alarm Threshold | Valid if the value is between "Host Configured Receive Optical Power High Alarm Permissible Minimum Threshold" (80E8h) and "Host Configured Receive Optical Power High Alarm Permissible Maximum Threshold" (80F0h). Value beyond the threshold shall generate no effect. | | |
| A03Dh | R/W | 15~0 | Host Configured Receive Optical Power High Warning Threshold | Valid if the value is between "Host Configured Optical Power High Warning Permissible Minimum Threshold" (0x80EA) and "Host Configured Optical Power High Warning Permissible Maximum Threshold" (80F2h). Value beyond the threshold shall generate no effect. | | |
| A03Eh | R/W | 15~0 | Host Configured Receive Optical Power Low Warning Threshold | Valid if the value is between "Host Configured Optical Power Low Warning Permissible Minimum Threshold" (80Ech) and "Host Configured Optical Power Low Warning Permissible Maximum Threshold" (80F4h). Value beyond the threshold shall generate no effect. | | |
| Receive Optical ceive Optical Power Low Alarm Power Low Alarm mum Threshold" (80Eeh) and "B Threshold ceive Optical Power Low Alarm | | Valid if the value is between "Host Configured Receive Optical Power Low Alarm Permissible Minimum Threshold" (80Eeh) and "Host Configured Receive Optical Power Low Alarm Permissible Maximum Threshold" (80F6h). Value beyond the threshold shall generate no effect. | | | | |


Notes:

1. Set these registers to 1 will keep the correspond CDR in reset sate. While these bits are cleared, the correspond CDR will be re-initialized.

Functional Description of Transceiver



CFP4 Transceiver Electrical Pad Layout



Pin Descriptions

Part A: Bottom Row Pin Function Definition

| Pin | Name | Function | Description |
|-----|----------|----------------------------|------------------------------------------------------------------|
| 1 | 3.3V_GND | Ground | 3.3V Module Supply Ground, Internally connected to Signal Ground |
| 2 | 3.3V_GND | Ground | |
| 3 | 3.3V | 3.3V Module Supply Voltage | 3.3V ± 5% |
| 4 | 3.3V | 3.3V Module Supply Voltage | 3.3V ± 5% |
| 5 | 3.3V | 3.3V Module Supply Voltage | 3.3V ± 5% |
| 6 | 3.3V | 3.3V Module Supply Voltage | 3.3V ± 5% |
| 7 | 3.3V_GND | Ground | 3.3V Module Supply Ground, Internally connected to Signal Ground |
| 8 | 3.3V_GND | Ground | 3.3V Module Supply Ground, Internally connected to Signal Ground |
| 9 | VND_IO_A | 1/0 | Module Vendor I/O A. NC |
| 10 | VND_IO_B | 1/0 | Module Vendor I/O B, NC |

| 11 | TX_DIS (PRG_CNTL1) | I | "1" or NC = transmitter disabled, "0" = transmitter enabled | |
|----|-----------------------|------------------|-----------------------------------------------------------------------------|--|
| 12 | RX_LOS (PRG_ALRM1) | 0 | "1" = loss of signal (low optical signal), "0" = normal condition | |
| 13 | GLB_ALRMn | 0 | "0" = alarm condition in any MDIO Alarm register, "1" = no alarm condition, | |
| 14 | MOD_LOPWR | 1 | "1" or NC = module in low power (safe) mode, "0" = power-on enabled | |
| 15 | MOD_ABS | 0 | "1" or NC = module absent, "0" = module present | |
| 16 | MOD_RSTn | 1 | "0" = resets the module, "1" or NC = module enabled | |
| 17 | MDC | 1.2V COMS | Management Data Clock | |
| 18 | MDIO | 1.2V COMS I/O | Management Data I/O bi-directional data | |
| 19 | PRTADR0 | 1.2V COMS | MDIO Physical Port address bit 0 | |
| 20 | PRTADR1 | 1.2V COMS | MDIO Physical Port address bit 1 | |
| 21 | PRTADR2 | 1.2V COMS | MDIO Physical Port address bit 2 | |
| 22 | VND_IO_C | 1/0 | Module Vendor I/O C. NC | |
| 23 | VND_IO_D | 1/0 | Module Vendor I/O D. NC | |
| 24 | VND_IO_E | 1/0 | Module Vendor I/O E. NC | |
| 25 | GND | Ground | Signal Ground | |
| 26 | (MCLKn) | CML O | For optical waveform testing | |
| 27 | (MCLKp) | CML O | For optical waveform testing | |
| 28 | GND | Ground | Signal Ground | |


Part B: Top Row Pin Function Definition

| Pin | Name | Function | Description |
|-----|------|-----------------|---------------|
| 56 | GND | Ground | Signal Ground |
| 55 | TX3n | Lane 3 Tx Input | CML Input |
| 54 | TX3p | Lane 3 Tx Input | CML Input |
| 53 | GND | Ground | Signal Ground |
| 52 | TX2n | Lane 2 Tx Input | CML Input |
| 51 | TX2p | Lane 2 Tx Input | CML Input |
| 50 | GND | Ground | Signal Ground |
| 49 | TX1n | Lane 1 Tx Input | CML Input |

| 48 | TX1p | Lane 1 Tx Input | CML Input | | |
|----|-----------|-----------------------|-----------------------|--|--|
| 47 | GND | Ground | Signal Ground | | |
| 46 | TX0n | Lane 0 Tx Input | CML Input | | |
| 45 | TX0p | Lane 0 Tx Input | CML Input | | |
| 44 | GND | Ground | Signal Ground | | |
| 43 | (REFCLKn) | Reference Clock | Reference Clock Input | | |
| 42 | (REFCLKp) | Reference Clock | Reference Clock Input | | |
| 41 | GND | Ground | Signal Ground | | |
| 40 | RX3n | Lane 3 Rx Output O | CML Output | | |
| 39 | RX3p | Lane 3 Rx Output O | CML Output | | |
| 38 | GND | Ground | Signal Ground | | |
| 37 | RX2n | Lane 2 Rx Output O | CML Output | | |
| 36 | RX2p | Lane 2 Rx Output O | CML Output | | |
| 35 | GND | Ground | Signal Ground | | |
| 34 | RX1n | Lane 1 Rx Output O | CML Output | | |
| 33 | RX1p | Lane 1 Rx Output O | CML Output | | |
| 32 | GND | Ground | Signal Ground | | |
| 31 | RX0n | Lane 0 Rx Output O | CML Output | | |
| 30 | RX0p | Lane 0 Rx Output O | CML Output | | |
| 29 | GND | Ground | Signal Ground | | |

Mechanical Specifications

| Parameter | Symbol | Max. | Unit | Spec |
|-----------|--------|------|------|-------------------------------------------------------|
| Weight | | 90 | g | |
| Flatness | | 0.12 | mm | CFP MSA CFP4 HW spec Rev.0.1_5.3.1=0.12mm(class=4) |
| Roughness | Ra | 1.6 | μт | CFP MSA CFP4 HW spec Rev.0.1_5.3.1=0.16mm(class=4) |



About ProLabs

Our experience comes as standard; for over 15 years ProLabs has delivered optical connectivity solutions that give our customers freedom and choice through our ability to provide seamless interoperability. At the heart of our company is the ability to provide state-of-the-art optical transport and connectivity solutions that are compatible with over 90 optical switching and transport platforms.

Complete Portfolio of Network Solutions

ProLabs is focused on innovations in optical transport and connectivity. The combination of our knowledge of optics and networking equipment enables ProLabs to be your single source for optical transport and connectivity solutions from 100Mb to 400G while providing innovative solutions that increase network efficiency. We provide the optical connectivity expertise that is compatible with and enhances your switching and transport equipment.

Trusted Partner

Customer service is our number one value. ProLabs has invested in people, labs and manufacturing capacity to ensure that you get immediate answers to your questions and compatible product when needed. With Engineering and Manufacturing offices in the U.K. and U.S. augmented by field offices throughout the U.S., U.K. and Asia, ProLabs is able to be our customers best advocate 24 hours a day.















Contact Information

ProLabs US

Email: sales@prolabs.com Telephone: 952-852-0252

ProLabs UK

Email: salessupport@prolabs.com Telephone: +44 1285 719 600