

Sample &

Buv



### TPS53129

SLVSAE6A-JULY 2010-REVISED AUGUST 2014

Support &

Community

20

# TPS53129 Dual Synchronous Step-Down Controller with Auto-Skip Eco-mode™ for Low Voltage Power Rails

Technical

Documents


## 1 Features

- D-CAP2™ Mode Control
  - Fast Transient Response
  - No External Parts Required for Loop Compensation
  - Compatible With Ceramic Output Capacitors
- High Initial Reference Accuracy (±1%)
- Low Output Ripple
- Wide Input Voltage Range: 4.5 V to 24 V
- Output Voltage Range: 0.76 V to 5.5 V
- Low-Side R<sub>DS(ON)</sub> Loss-Less Current Sensing
- · Adaptive Gate Drivers with Integrated Boost Diode
- · Adjustable Soft Start
- · Non-Sinking Pre-Biased Soft Start
- 700-kHz Switching Frequency
- Cycle-by-Cycle Over-Current Limiting Control
- 30-mV to 300-mV OCP Threshold Voltage
- Thermally Compensated OCP by 4000 ppm/°C at  $I_{\text{TRIP}}$
- Auto-Skip Eco-mode<sup>™</sup> for High Efficiency at Light Load

## 2 Applications

- Point-of-Load Regulation in Low Power Systems for Wide Range of Applications
  - Digital TV Power Supply
  - Networking Home Terminal
  - Digital Set-Top Box (STB)
  - DVD Player/Recorder
  - Gaming Consoles

## **4** Simplified Schematics



## 3 Description

Tools &

Software


The TPS53129 is a dual, adaptive on-time D-CAP2™ mode synchronous buck controller. The TPS53129 enables system designers to complete the suite of various end equipment's power bus regulators with cost effective, low component count, and low standby current solution. The main control loop for the TPS53129 uses the D-CAP2<sup>™</sup> mode control which provides a very fast transient response with no external components. The TPS53129 also has a circuit that enables the device to adapt to both low equivalent series resistance (ESR) output capacitors such as POSCAP or SP-CAP, and ultra-low ESR, ceramic capacitors. The fixed frequency emulated adaptive on-time control supports seamless operation between PWM mode at heavy load condition and reduced frequency operation at light load for high efficiency down to milliampere range. The device provides convenient and efficient operation with input voltages from 4.5 V to 24 V and output voltages from 0.76 V to 5.5 V.

The TPS53129 is available in 4-mm x 4-mm 24-pin QFN (RGE) or 24-pin TSSOP (PW) packages, and is specified from -40°C to 85°C ambient temperature range.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)			
TD050100	VQFN (24)	4.00 mm x 4.00 mm			
TPS53129	TSSOP (24)	4.40 mm x 7.80 mm			

(1) For all available packages, see the orderable addendum at the end of the datasheet.



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

## **Table of Contents**

1	Feat	ures 1
2	Арр	lications 1
3		cription 1
4	Sim	plified Schematics1
5	Rev	ision History2
6	Pin	Configuration and Functions 3
7	Spe	cifications 4
	7.1	Absolute Maximum Ratings 4
	7.2	Handling Ratings 4
	7.3	Recommended Operating Conditions 4
	7.4	Thermal Information 5
	7.5	Electrical Characteristics 5
	7.6	Timing Requirements 6
8	Турі	cal Characteristics7
9	Deta	ailed Description8
	9.1	Overview

	9.2	Functional Block Diagrams	8
	9.3	Feature Description	9
	9.4	Device Functional Modes	11
10	Арр	lication and Implementation	12
	10.1	Application Information	12
	10.2	Typical Application	12
11	Pow	er Supply Recommendations	19
12	Lay	put	20
		Layout Suggestions	
	12.2	Layout Example	20
13	Dev	ice and Documentation Support	21
	13.1	Trademarks	21
	13.2	Electrostatic Discharge Caution	21
	13.3	Glossary	21
14	Mec	hanical, Packaging, and Orderable	
		mation	21

## 5 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

#### Changes from Original (July 2010) to Revision A

•	Changed format to meet latest data sheet standards; added new sections and moved existing sections	1
•	Added Eco-mode on first page	. 1
•	Added QFN and TSSOP schematics	
•	Added V <sub>(ESD)</sub> value	
•	Added Thermal Information	
•	Changed min for V <sub>VREG5</sub>	
•	Changed max for R <sub>DRVL</sub> at -100 mA	
•	Changed the I(SSC) Min value From: -1.44 to -2.56 µA and the Max value From: -2.56 To: -1.44 µA	
•	Added Timing Requirements table	
•	Added Overview	
•	Added Device Functional Modes section	11
•	Added Application Information	
•	Added Design Parameters table	
•	Added Power Supply Recommendations	
•	Updated Layout Example	



www.ti.com


Page

2

Submit Documentation Feedback



## 6 Pin Configuration and Functions



TSSOP PACKAGE (TOP VIEW)						
DRVH1	1	$\cup$	24	SW1		
VBST1	2		23	DRVL1		
EN1	3		22	PGND1		
VO1	4		21	TRIP1		
VFB1	5		20	VIN		
GND	6		19	VREG5		
SS1	7		18	V5FILT		
VFB2	8		17	SS2		
VO2 🗌	9		16	TRIP2		
EN2	10		15	PGND2		
VBST2	11		14	DRVL2		
DRVH2	12		13	SW2		

### **Pin Functions**

PIN		PIN		
	NO.		I/O	DESCRIPTION
NAME	RGE	PW		
VBST1, VBST2	23, 8	2, 11	I	Supply input for high-side NFET driver. Bypass to SWx with a high-quality 0.1-µF ceramic capacitor. An external schottky diode can be added from VREG5 if forward drop is critical to drive the high-side FET.
EN1, EN2	24, 7	3, 10	I	Enable. Pull High to enable SMPS.
VO1, VO2	1, 6	4, 9	I	Output voltage inputs for on-time adjustment and output discharge. Connect directly to the output voltage.
VFB1, VFB2	2, 5	5, 8	I	D-CAP2 feedback inputs. Connect to output voltage with resistor divider.
GND	3	6	I	Signal ground pin. Connect to PGND1, PGND2 and system ground at a single point.
DRVH1, DRVH2	22, 9	1, 12	0	High-side N-Channel MOSFET gate driver outputs. SWx referenced drivers switch between SWx (OFF) and VBSTx (ON).
SW1, SW2	21, 10	24, 13	I/O	Switch node connections for both the high-side drivers and the over current comparators.
DRVL1, DRVL2	20, 11	23, 14	0	Low-side N-Channel MOSFET gate driver outputs. PGND referenced drivers switch between PGNDx (OFF) and VREG5 (ON).
PGND1, PGND2	19, 12	22, 15	I/O	Power ground connections for both the low-side drivers and the over current comparators. Connect PGND1, PGND2 and GND strongly together near the IC.
TRIP1, TRIP2	18, 13	21, 16	I	Over current threshold programming pin. Connect to GND with a resistor to GND to set threshold for low-side $R_{DS(ON)}$ current limit.
VIN	17	20	I	Supply Input for 5-V linear regulator. Bypass to GND with a minimum high-quality 0.1-µF ceramic capacitor.
V5FILT	15	18	I	5-V supply input for the entire control circuitry except the MOSFET drivers. Bypass to GND with a minimum high-quality 1.0- $\mu$ F ceramic capacitor. V5FILT is connected to VREG5 via an internal 10- $\Omega$ resistor.
VREG5	16	19	0	Output of 5-V linear regulator and supply for MOSFET drivers. Bypass to GND with a minimum high-quality $4.7$ - $\mu$ F ceramic capacitor. VREG5 is connected to V5FILT via an internal 10- $\Omega$ resistor.
SS1, SS2	4,14	7, 17	I	Soft-start programming pin. Connect capacitor from SSx pin to GND to program soft-start time.

## 7 Specifications

### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) <sup>(1)</sup>

			MIN	MAX	UNIT
		VIN, EN1, EN2	-0.3	26	
		VBST1, VBST2	-0.3	32	
VI	Input voltage	VBST1 - SW1, VBST2 - SW2	-0.3	6	v
V	input voltage	V5FILT, VFB1, VFB2, TRIP1, TRIP2, VO1, VO2	-0.3	6	, v
		SW1, SW2	-2	26	
		DRVH1, DRVH2	-1	32	V
V	Output voltage	DRVH1 - SW1, DRVH2 - SW2	-0.3	6	
Vo	Output voltage	DRVL1, DRVL2, VREG5, SS1, SS2	-0.3	6	v
		PGND1, PGND2	-0.3	0.3	
T <sub>A</sub>	T <sub>A</sub> Operating ambient temperature		-40	85	°C
TJ	Junction temperature	Junction temperature		150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" are not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 7.2 Handling Ratings

			MIN	MAX	UNIT
T <sub>stg</sub>	Storage temperature rang	prage temperature range		150	°C
$V_{(ESD)}$	Flaatvaatatia diaabayaa	Human body model (HBM), per AN/ESDA/JEDEC JS-001, all $\ensuremath{pins^{(1)}}$	-2000	2000	V
	Electrostatic discharge Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	-500	500	V

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. (1)

(2)

## 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V	Current view states and	VIN	4.5	24	N/
V <sub>IN</sub>	Supply input voltage	V5FILT	4.5	5.5	V
VI		VBST1, VBST2	-0.1	30	
		VBST1 - SW1, VBST2 - SW2	-0.1	5.5	
		VFB1, VFB2, VO1, VO2	-0.1	5.5	N/
	Input voltage	TRIP1, TRIP2	-0.1	0.3	V
		EN1, EN2	-0.1	24	
		SW1, SW2	-1.8	24	
		DRVH1, DRVH2	-0.1	30	
	O to the line is	VBST1 - SW1, VBST2 - SW2	-0.1	5.5	N/
Vo	Output voltage	DRVL1, DRVL2, VREG5, SS1, SS2	-0.1	5.5	V
		PGND1, PGND2	-0.1	0.1	
T <sub>A</sub>	Operating free-air temperature		-40	85	°C
TJ	Operating junction temperature		-40	125	°C

## 7.4 Thermal Information

		TPS5		
	THERMAL METRIC <sup>(1)</sup>	RGE	PW	UNIT
		24 PIN	24 PIN	
$R_{\thetaJA}$	Junction-to-ambient thermal resistance	35.4	88.9	
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	39.1	26.5	
$R_{\theta JB}$	Junction-to-board thermal resistance	13.6	43.5	°C/W
$\psi_{JT}$	Junction-to-top characterization parameter	0.5	1.1	C/ VV
$\Psi_{JB}$	Junction-to-board characterization parameter	13.6	43	
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	3.8	N/A	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

## 7.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
SUPPLY (	CURRENT					
I <sub>IN</sub>	VIN supply current	$\label{eq:VIN current, T_A = 25°C, VREG5 tied} to V5FILT, EN1 = EN2 = 5 V, VFB1 = VFB2 = 0.8 V, SW1 = SW2 = 0.5 V \\$		450	800	μΑ
I <sub>VINSDN</sub>	VIN shutdown current	VIN current, $T_A = 25^{\circ}C$ , no load , EN1 = EN2 = 0 V, VREG5 = ON		30	60	μA
VFB VOL	FAGE AND DISCHARGE RESISTANC	E				
V <sub>BG</sub>	Bandgap initial regulation accuracy	T <sub>A</sub> = 25°C	-1		1	%
		T <sub>A</sub> = 25°C, SW <sub>inj</sub> = OFF	748	758	768	
V <sub>VFBTHx</sub>	VFBx threshold voltage	$TA = 0^{\circ}C \text{ to } 70^{\circ}C,$ SW <sub>inj</sub> = OFF <sup>(1)</sup>	746.6		769.4	mV
		$ \begin{array}{l} T_{A}=-40^{\circ}C \text{ to } 85^{\circ}C,\\ SW_{inj}=OFF^{\ (1)} \end{array} $	745		771	
I <sub>VFB</sub>	VFB input current	$VFBx = 0.8 V, T_A = 25^{\circ}C$	-100	-10	100	nA
R <sub>Dischg</sub>	VO discharge resistance	ENx = 0 V, VOx = 0.5 V, T <sub>A</sub> = 25°C		40	80	Ω
VREG5 O	UTPUT					
V <sub>VREG5</sub>	VREG5 output voltage	$T_A = 25^{\circ}C, 5.5 V < VIN < 24 V, 0 < I_{VREG5} < 10 mA$	4.6	5.0	5.2	V
V <sub>LN5</sub>	Line regulation	5.5 V < VIN < 24 V, I <sub>VREG5</sub> = 10 mA			20	mV
V <sub>LD5</sub>	Load regulation	1 mA < I <sub>VREG5</sub> < 10 mA			40	mV
I <sub>VREG5</sub>	Output current	$\label{eq:VIN} \begin{array}{l} VIN = 5.5 \ V, \ V_{REG5} = 4.0 \ V, \\ T_{A} = 25^{\circ}C \end{array}$		170		mA
OUTPUT:	N-CHANNEL MOSFET GATE DRIVEF	RS				
Р	DRVH resistance	Source, $I_{DRVHx} = -100 \text{ mA}$		5.5	11	Ω
R <sub>DRVH</sub>	Drvn lesistance	Sink, I <sub>DRVHx</sub> = 100 mA		2.5	5	12
D	DRVL resistance	Source, $I_{DRVLx} = -100 \text{ mA}$		4	12	Ω
R <sub>DRVL</sub>	DRVL resistance	Sink, I <sub>DRVLx</sub> = 100 mA		2	4	Ω
т	Dood time	DRVHx-low to DRVLx-on	20	50	80	20
T <sub>D</sub>	Dead time	DRVLx-low to DRVHx-on	20	40	80	ns
INTERNA	L BOOST DIODE					
V <sub>FBST</sub>	Forward voltage	$V_{VREG5-VBSTx}$ , $I_F = 10$ mA, $T_A = 25^{\circ}C$	0.7	0.8	0.9	V
I <sub>VBSTLK</sub>	VBST leakage current	VBSTx = 29 V, SWx = 24 V, T <sub>A</sub> = 25°C		0.1	1	μA
SOFT STA	ART					

(1) Not production tested - ensured by design.

Texas Instruments

www.ti.com

## **Electrical Characteristics (continued)**

over operating	free-air	temperature range	(unless	otherwise r	noted)


PARAMETER		TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
I <sub>SSC</sub>	SS1/SS2 charge current	$V_{SS1}/V_{SS2} = 0 V, T_A = 25^{\circ}C$	-2.56	-2	-1.44	μA
TC <sub>ISSC</sub>	I <sub>SSC</sub> temperature coefficient	On the basis of 25°C <sup>(1)</sup>	-3.3		3.3	nA/°C
I <sub>SSD</sub>	SS1/SS2 discharge current	$V_{SS1}/V_{SS2} = 0.5 V$	100	150		μA
UVLO					,	
		V5FILT rising	3.7	4.0	4.3	V
V <sub>UV5VFILT</sub>	V5FILT UVLO threshold	Hysteresis	0.2	0.3	0.4	v
LOGIC TH	IRESHOLD					
V <sub>ENH</sub>	ENx high-level input voltage	EN 1/2	2.0			V
V <sub>ENL</sub>	ENx low-level input voltage	EN 1/2			0.3	V
CURREN	SENSE					
I <sub>TRIP</sub>	TRIP source current	VTRIPx = 0.1 V, T <sub>A</sub> = 25°C	8.5	10	11.5	μA
TCITRIP	I <sub>TRIP</sub> temperature coefficient	On the basis of 25°C		4000		ppm/°C
V <sub>OCLoff</sub>	OCD componentian offset	$(V_{TRIPx-GND}-V_{PGNDx-SWx})$ voltage, V_{TRIPx-GND} = 60 mV, T <sub>A</sub> = 25°C	-15 0		15	mV
	OCP compensation offset	$(V_{TRIPx-GND}-V_{PGNDx-SWx})$ voltage, V_{TRIPx-GND} = 60 mV	-20		20	mv
V <sub>ZC</sub>	Zero cross detection comparator offset	V <sub>PGNDx-LLx</sub> voltage		0.5		mV
V <sub>Rtrip</sub>	Current limit threshold setting range	V <sub>TRIPx-GND</sub> voltage	30		300	mV
OUTPUT	UNDERVOLTAGE AND OVERVOLTAG	GE PROTECTION				
V <sub>OVP</sub>	Output OVP trip threshold	OVP detect	110	115	120	%
	Output LIV/D trip three sheld	UVP detect	65	70	75	0/
V <sub>UVP</sub>	Output UVP trip threshold	Hysteresis (recover < 20 µs)		10		%
THERMAL	SHUTDOWN					
т	Thermal shutdown threshold	Shutdown temperature (1)		150		°C
T <sub>SDN</sub>		Hysteresis <sup>(1)</sup>	20			-0

## 7.6 Timing Requirements

			MIN	TYP	MAX	UNIT
T <sub>ON1L</sub>	CH1 on time	SW1 = 12 V, VO1 = 1.8 V		165		
T <sub>ON2L</sub>	CH2 on time	SW2 = 12 V, VO1 = 1.8 V		140		
T <sub>OFF1L</sub>	CH1 min off time	SW1 = 0.7 V, T <sub>A</sub> = 25°C, VFB1 = 0.7 V		216		ns
T <sub>OFF2L</sub>	CH2 min off time	SW2 = 0.7 V, T <sub>A</sub> = 25°C, VFB2 = 0.7 V		216		
T <sub>OVPDEL</sub>	Output OVP prop delay			1.5		μs
TUVPDEL	Output UVP delay		17	30	40	
T <sub>UVPEN</sub>	Output UVP enable delay	UVP enable delay / soft-start time	x1.4	x1.7	x2.0	ms



## 8 **Typical Characteristics**






## 9 Detailed Description

### 9.1 Overview


The TPS53129 is a dual, adaptive on-time D-CAP2<sup>™</sup> mode synchronous buck controller. The TPS53129 enables system designers to cost complete the suite of various end equipment power bus regulators with a low external component count and low standby current consumption. The main control loop for the TPS53129 uses the D-CAP<sup>™</sup> Mode topology, which provides a fast transient response with no external component. The TPS53129 also has a proprietary circuit that enables the device to adapt to both low equivalent series resistance (ESR) output capacitors such as POSCAP/SP-CAP, and ceramic capacitors. The fixed frequency emulated adaptive on-time control supports seamless operation between PWM mode at heavy load condition, and reduced frequency operation at light load for high efficiency.

### 9.2 Functional Block Diagrams





### **Functional Block Diagrams (continued)**



### 9.3 Feature Description

### 9.3.1 PWM Operation

The main control loop of the TPS53129 is an adaptive on-time pulse width modulation (PWM) controller using a proprietary D-CAP2<sup>™</sup> mode control. D-CAP2<sup>™</sup> mode control combines constant on-time control with an internal compensation circuit for pseudo-fixed frequency and low external component count configuration with both low ESR and ceramic output capacitors. It is stable even with virtually no ripple at the output.

At the beginning of each cycle, the synchronous high-side MOSFET is turned on. After an internal one-shot timer expires, this MOSFET is turned off. When the feedback voltage falls below the reference voltage, the one-shot timer is reset and the high-side MOSFET is turned back on. The one shot is set by the converter input voltage VIN, and the output voltage VO, to maintain a pseudo-fixed frequency over the input voltage range. An internal ramp is added to the reference voltage to simulate output ripple, eliminating the need for ESR induced output ripple from D-CAP mode control. The low-side MOSFET is turned off when the inductor current information detects zero level. This enables seamless transition to the reduced frequency operation at light-load conditions so that high efficiency is kept over a broad range of load current.

#### 9.3.2 Light-Load Condition

TPS53129 automatically reduces switching frequency at light-load conditions to maintain high efficiency. This reduction of frequency is achieved smoothly and without increase of Vout ripple or load regulation. Detail operation is described as follows. As the output current decreases from heavy-load condition, the inductor current is also reduced, and eventually comes to the point that its valley touches zero current, which is the boundary between continuous conduction and discontinuous condition modes. The low-side MOSFET is turned

## Feature Description (continued)

off when this zero inductor current is detected. As the load current is further decreased, the converter runs in discontinuous conduction mode and it takes longer and longer to discharge the output capacitor to the level that requires the next ON cycle. The ON time is kept the same as that in the heavy-load condition. In reverse, when the output current increases from light load to heavy load, the switching frequency increases to the preset value as the inductor current reaches the continuous conduction. The transition load point to the light load operation,  $I_{\rm OUT(LL)}$  (i.e., threshold between continuous and discontinuous condition mode) can be calculated as follows.

$$I_{OUT(LL)} = \frac{1}{2 \times L \times fsw} \frac{V_{IN} - Vox}{V_{IN}} \times Vox$$

Where f<sub>SW</sub> is the PWM switching frequency.

Switching frequency versus output current in the light-load condition is a function of L,  $f_{SW}$ ,  $V_{IN}$  and  $V_{OUT}$ , but it decreases almost proportional to the output current from the  $I_{OUT(LL)}$  given in Equation 1.

### 9.3.3 Drivers

Each channel of the TPS53129 contains two high-current resistive MOSFET gate drivers. The low-side driver is a PGND referenced, VREG5 powered driver designed to drive the gate of a high-current, low  $R_{DS(ON)}$  N-channel MOSFET whose source is connected to PGND. The high-side driver is a floating SWx referenced VBST powered driver designed to drive the gate of a high-current, low  $R_{DS(ON)}$  N-channel MOSFET. To maintain the VBST voltage during the high-side driver ON time, a capacitor is placed from SWx to VBSTx. Each driver draws average current equal to gate charge ( $Q_g$  at  $V_{gs} = 5$  V) times switching frequency ( $f_{SW}$ ).

To prevent cross-conduction, there is a narrow dead-time when both high-side and low-side drivers are OFF between each driver transition. During this time the inductor current is carried by one of the MOSFETs body diodes.

### 9.3.4 PWM Frequency and Adaptive On-Time Control

TPS53129 employs adaptive on-time control scheme and does not have a dedicated on board oscillator.

TPS53129 runs with pseudo-constant frequency by using the input voltage and output voltage to set the on-time one-shot timer. The on-time is inversely proportional to the input voltage and proportional to the output voltage. Therefore, when the duty ratio is VOUT/VIN, the frequency is constant.

### 9.3.5 5-Volt Regulator

The TPS53129 has an internal 5-V low-dropout (LDO) regulator to provide a regulated voltage for all both drivers and the IC's internal logic. A high-quality 4.7- $\mu$ F or greater ceramic capacitor from VREG5 to GND is required to stabilize the internal regulator. An internal 10- $\Omega$  resistor from VREG5 filters the regulator output to the IC's analog and logic input voltage, V5FILT. An additional high-quality 1.0- $\mu$ F ceramic capacitor is required from V5FILT to GND to filter switching noise from VREG5.

### 9.3.6 Soft Start

10

The TPS53129 has a programmable soft-start . When the ENx pin becomes high, 2.0-µA current begins charging the capacitor connected from the SS pin to GND. The internal reference for the D-CAP2<sup>™</sup> mode control comparator is overridden by the soft-start voltage until the soft-start voltage is greater than the internal reference for smooth control of the output voltage during start up.

## 9.3.7 Pre-Bias Support

The TPS53129 supports pre-bias start-up without sinking current from the output capacitor. When enabled, the low-side driver is held off until the soft-start commands a voltage higher than the pre-bias level (internal soft-start becomes greater than feedback voltage (VFB)), then the TPS53129 slowly activates synchronous rectification by limiting the first DRVL pulses with a narrow on-time. This limited on-time is then incremented on a cycle-by-cycle basis until it coincides with the full 1-D off-time. This scheme prevents the initial sinking of current from the pre-bias output, and ensure that the output voltage (VOUT) starts and ramps up smoothly into regulation and the control loop is given time to transition from pre-biased start-up to normal mode operation.



(1)



#### 9.4 Device Functional Modes

#### 9.4.1 Output Discharge Control

**TPS53129** 

SLVSAE6A-JULY 2010-REVISED AUGUST 2014

TPS53129 discharges the outputs when ENx is low, or the controller is turned off by the protection functions (OVP, UVP, UVLO, and thermal shutdown). The device discharges output using an internal 40- $\Omega$  MOSFET which is connected to VOx and PGNDx. The external low-side MOSFET is not turned on during the output discharge operation to avoid the possibility of causing negative voltage at the output. This discharge ensures that on start the regulated voltage always initializes from 0 V.

#### 9.4.2 Over Current Limit

TPS53129 has cycle-by-cycle over current limit feature. The over current limits the inductor valley current by monitoring the voltage drop across the low-side MOSFET R<sub>DS(ON)</sub> during the low-side driver on-time. If the inductor current is larger than the over current limit (OCL), the TPS53129 delays the start of the next switching cycle until the sensed inductor current falls below the OCL current. MOSFET R<sub>DS(ON)</sub> current sensing is used to provide an accuracy and cost effective solution without external devices. To program the OCL, the TRIP pin should be connected to GND through a trip voltage setting resistor, according to the following equations.

$$V_{TRIP} = \left( I_{OCL} - \frac{(V_{IN} - V_{O})}{2 \cdot L1 \cdot f_{SW}} \cdot \frac{V_{O}}{V_{IN}} \right) \cdot R_{DS(ON)}$$

$$R_{TRIP} (k\Omega) = \frac{V_{TRIP} (mV)}{I_{TRIP} (\mu A)}$$
(2)
(3)

The trip voltage should be between 30 mV to 300 mV over all operational temperature, including the 4000ppm/°C temperature slope compensation for the temperature dependency of the R<sub>DS(ON)</sub>.

If the load current exceeds the over current limit, the voltage will begin to drop. If the over current conditions continues the output voltage will fall below the under voltage protection threshold and the TPS53129 will shut down.

In an over current condition, the current to the load exceeds the current to the output capacitor; thus the output voltage tends to fall off. Eventually, it will end up with crossing the under voltage protection threshold and shutdown.

#### 9.4.3 Over/Under Voltage Protection

TPS53129 monitors a resistor divided feedback voltage to detect over and under voltage. If the feedback voltage is higher than 115% of the reference voltage, the OVP comparator output goes high and the circuit latches the high-side MOSFET driver OFF and the low-side MOSFET driver ON.

When the feedback voltage is lower than 70% of the reference voltage, the UVP comparator output goes high and an internal UVP delay counter begins counting. After 30 µs, TPS53129 latches OFF both top and bottom MOSFET drivers. This function is enabled approximately 1.7 x T<sub>SS</sub> after power-on. The OVP and UVP latch off is reset when EN goes low level.

### 9.4.4 UVLO Protection

TPS53129 has V5FILT under voltage lock out protection (UVLO) that monitors the voltage of V5FILT pin.

When the V5FILT voltage is lower than UVLO threshold voltage, the device is shut off. All output drivers are OFF and output discharge is ON. The UVLO is non-latch protection.

#### 9.4.5 Thermal Shutdown

The TPS53129 includes an over temperature protection shut-down feature. If the TPS53129 die temperature exceeds the OTP threshold (typically 150°C), both the high-side and low-side drivers are shut off, the output voltage discharge function is enabled and then the device is shut off until the die temperature drops. Thermal shutdown is a non-latch protection.

## 10 Application and Implementation

## **10.1** Application Information

The TPS53129 is a Dual D-CAP2<sup>™</sup> Mode control step-down controller in a realistic cost-sensitive application, that provides both a low core-type 1.05 V and I/O type 1.8 V output from a loosely regulated 12 V source. Ideal applications include: digital TV power supplies, networking home pins, digital set-top boxes (STB), DVD players and recorders, and gaming consoles.

## **10.2 Typical Application**

## **10.2.1 Typical Application Circuits**




Figure 6. QFN



## Typical Application (continued)




Figure 7. TSSOP

### 10.2.2 Design Requirements

 Table 1. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE			
Input voltage	12 V			
Output voltage	Vo1 = 1.8 V, Vo2 = 1.05 V			

### 10.2.3 Detailed Design Procedure

1. Choose inductor.

The inductance value is selected to provide approximately 30% peak to peak ripple current at maximum load. Larger ripple current increases output ripple voltage, improve S/N ratio and contribute to stable operation.

Equation 4 can be used to calculate L1.

$$L1 = \frac{\left(V_{IN(\max)} - Vo1\right)}{I_{L1(ripple)} \times fsw} \times \frac{Vo1}{V_{IN(\max)}} = \frac{3 \times \left(V_{IN(\max)} - Vo1\right)}{Io1 \times fsw} \times \frac{Vo1}{V_{IN(\max)}}$$
(4)

The inductors current ratings needs to support both the RMS (thermal) current and the Peak (saturation) current. The RMS and peak inductor current can be estimated as follows.

$$I_{L1(RIPPLE)} = \frac{V_{IN(MAX)} - V_O 1}{L1 \bullet f_{SW}} \bullet \frac{V_O 1}{V_{IN(MAX)}}$$

$$I_{L1(PEAK)} = \frac{V_{TRIP}}{R_{DS(ON)}} + I_{L1(RIPPLE)}$$
(6)

#### Copyright © 2010–2014, Texas Instruments Incorporated

**TPS53129** SLVSAE6A – JULY 2010– REVISED AUGUST 2014



www.ti.com

$$I_{L1(RMS)} = \sqrt{I_0 1^2 + \frac{1}{12} (I_{L1(RIPPLE)})^2}$$

Note: The calculation above shall serve as a general reference. To further improve transient response, the output inductance could be reduced further. This needs to be considered along with the selection of the output capacitor.

2. Choose output capacitor.

The capacitor value and ESR determines the amount of output voltage ripple and load transient response. it is recommended to use a ceramic output capacitor.

$$C1 = \frac{I_{L1(RIPPLE)}}{8 \bullet V_O 1_{(RIPPLE)}} \bullet \frac{1}{f_{SW}}$$
(8)

$$C1 = \frac{\Delta I_{load}^2 \bullet L1}{2 \bullet V_0 1 \bullet \Delta V_{os}}$$

$$C1 = \frac{\Delta I_{load} \cdot L1}{2 \cdot K \cdot \Delta V_{US}}$$
(10)

Where

$$K = (V_{IN} - V_O 1) \cdot \frac{T_{on} 1}{T_{on} 1 + T_{min(off)}}$$
(11)

Select the capacitance value greater than the largest value calculated from Equation 8, Equation 9 and Equation 10. The capacitance for C1 should be greater than 66  $\mu$ F.

Where

 $\Delta V_{OS}$  = The allowable amount of overshoot voltage in load transition

 $\Delta V_{US}$  = The allowable amount of undershoot voltage in load transition

 $T_{min(off)} = Minimum off time$ 

3. Choose input capacitor.

The TPS53129 requires an input decoupling capacitor and a bulk capacitor is needed depending on the application. A minimum  $10-\mu$ F high-quality ceramic capacitor is recommended for the input capacitor. The capacitor voltage rating needs to be greater than the maximum input voltage.



(9)



4. Choose bootstrap capacitor.

The TPS53129 requires a bootstrap capacitor from SW to VBST to provide the floating supply for the high-side drivers. A minimum  $0.1-\mu$ F high-quality ceramic capacitor is recommended. The voltage rating should be greater than 10 V.

5. Choose VREG5 and V5FILT capacitor.

The TPS53129 requires both the VREG5 regulator and V5FILT input are bypassed. A minimum 4.7- $\mu$ F highquality ceramic capacitor must be connected between the VREG5 and GND for proper operation. A minimum 1- $\mu$ F high-quality ceramic capacitor must be connected between the V5FILT and GND for proper operation. Both of these capacitors' voltage ratings should be greater than 10 V.

6. Choose output voltage divider resistors.

The output voltage is set with a resistor divider from the output voltage node to the VFBx pin. It is recommended to use 1% tolerance or better resisters. Select R2 between 10 k $\Omega$  and 100 k $\Omega$  and use Equation 12 or Equation 13 to calculate R1.

$$V_{swinj} = (V_{IN} - V_o 1 \cdot 0.5875) \cdot \left(\frac{1}{f_{SW}}\right) \cdot \left(\frac{V_o 1}{V_{IN}}\right) \cdot 4975$$
(12)

$$R1 = \left(\frac{V_0 1}{V_{FB} + \frac{V_{FB(RIPPLE)} + V_{swinj}}{2}} - 1\right) \cdot R2$$
(13)

Where

 $V_{FB(RIPPLE)}$  = Ripple voltage at VFB

V<sub>swini</sub> = Ripple voltage at error comparator

7. Choose register setting for over current limit.

$$V_{TRIP} = \left( I_{OCL} - \frac{(V_{IN} - V_{O})}{2 \cdot L1 \cdot f_{SW}} \cdot \frac{V_{O}}{V_{IN}} \right) \cdot R_{DS(ON)}$$

$$R_{TRIP} (k\Omega) = \frac{V_{TRIP} (mV) - V_{OCLoff}}{I_{TRIP(min)} (\mu A)}$$
(14)
(15)

Where

 $R_{DS(ON)}$  = Low side FET on-resistance

 $I_{TRIP(min)} = TRIP$  pin source current (8.5  $\mu$ A)

V<sub>OCL0ff</sub> = Minimum over current limit offset voltage (-20 mV)

I<sub>OCL</sub> = Over current limit


### 8. Choose soft start capacitor.

Soft start time equation is as follows.

$$C_{SS} = \frac{T_{SS} \bullet I_{SSC}}{V_{FB}} \tag{16}$$




#### 10.2.4 Application Curves












**TPS53129** 



www.ti.com

SLVSAE6A – JULY 2010 – REVISED AUGUST 2014





## **11 Power Supply Recommendations**

The devices are designed to operate from an input voltage supply range between 4.5 and 24 V. This input supply must be well-regulated. If the input supply is located more than a few inches from the TPS53129 device, an additional 0.1  $\mu$ F ceramic capacitance may be required in addition to the 10  $\mu$ F of the ceramic bypass capacitors.

TPS53129 SLVSAE6A – JULY 2010–REVISED AUGUST 2014

## Texas Instruments


www.ti.com

## 12 Layout

## 12.1 Layout Suggestions

- Keep the input switching current loop as small as possible.
- Place the input capacitor (C3,C6) close to the top switching FET. The output current loop should also be kept as small as possible.
- Keep the SW node as physically small and short as possible as to minimize parasitic capacitance and inductance and to minimize radiated emissions. Kelvin connections should be brought from the output to the feedback pin (FBx) of the device.
- Keep analog and non-switching components away from switching components.
- Make a single point connection from the signal ground to power ground.
- Do not allow switching current to flow under the device.

## 12.2 Layout Example







## **13 Device and Documentation Support**

### 13.1 Trademarks

Eco-mode, D-CAP2 are trademarks of Texas Instruments.

### **13.2 Electrostatic Discharge Caution**



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## 13.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



## PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	•	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TPS53129PW	NRND	TSSOP	PW	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	TPS53129	
TPS53129PWR	NRND	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	TPS53129	
TPS53129RGER	NRND	VQFN	RGE	24	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS 53129	
TPS53129RGET	NRND	VQFN	RGE	24	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS 53129	

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



7-Jul-2017

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


# PACKAGE MATERIALS INFORMATION

www.ti.com

## TAPE AND REEL INFORMATION


#### REEL DIMENSIONS

TEXAS INSTRUMENTS





#### TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## TAPE AND REEL INFORMATION

\*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS53129PWR	TSSOP	PW	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1
TPS53129RGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TPS53129RGET	VQFN	RGE	24	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

14-Jul-2012




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS53129PWR	TSSOP	PW	24	2000	367.0	367.0	38.0
TPS53129RGER	VQFN	RGE	24	3000	367.0	367.0	35.0
TPS53129RGET	VQFN	RGE	24	250	210.0	185.0	35.0

PW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 B. This drawing is subject to change without notice.


Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153



# LAND PATTERN DATA




NOTES: Α. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
  C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# **MECHANICAL DATA**



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Quad Flatpack, No-Leads (QFN) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- F. Falls within JEDEC MO-220.



## RGE (S-PVQFN-N24)


## PLASTIC QUAD FLATPACK NO-LEAD

### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




#### NOTES: A. All linear dimensions are in millimeters



# RGE (S-PVQFN-N24)

# PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- : A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>.
  - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
  - F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated