



140Mb/s Bi-directional Level Translator for Push-Pull Applications


Features

- 0.85V to 2.7V on A Port and 1.35V to 3.6V on B Port
- VCCA may be greater than, equal to, or less than VCCB
- High-Speed with 140 Mb/s Guaranteed Date Rate
- 100 pF Capacitive Drive Capability
- · Low Bit-to-Bit Skew
- Overvoltage Tolerant Enable and I/O Pins
- Non-preferential Power-Up Sequencing
- Power-Off Protection
- Package: UQFN1.7x2.0-12L

Applications

- Mobile Phones, PDAs
- Other Portable Devices

Pin Configuration



Description

The PI4ULS3V304 is a 4-bit configurable dual-supply autosensing bidirectional level translator that does not require a direction control pin. The B and A ports are designed to track two different power supply rails, V_{CCB} and V_{CCA} respectively.

The PI4ULS3V304 offers the feature that the values of the V_{CCB} and V_{CCA} supplies are independent. Design flexibility is maximized because V_{CCA} can be set to a value either greater than or less than the V_{CCB} supply.

The PI4ULS3V304 has high output current capability, which allows the translator to drive high capacitive loads such as most high frequency EMI filters. Another feature of the PI4ULS3V304 is that each An and Bn channel can function as either an input or an output.

An Output Enable (EN) input is available to reduce the power consumption. The EN pin can be used to disable both I/O ports by putting them in 3-state which significantly reduces the supply current.

The PI4ULS3V304 is 2 kV System-Level ESD Capable.

Pin Description

Pin No.	Pin Name	Type Description	
1	VccA	Power	A-port supply voltage. $0.85V \le VCCA \le 2.7 V$
2	A1	I/O	Input/output A. Referenced to VCCA.
3	A2	I/O	Input/output A. Referenced to VCCA
4	A3	I/O	Input/output A. Referenced to VCCA.
5	A4	I/O	Input/output A. Referenced to VCCA
6	GND	GND	Ground.
7	B4	I/O	Input/output B. Referenced to VCCB
8	В3	I/O	Input/output B. Referenced to VCCB
9	B2	I/O	Input/output B. Referenced to VCCB
10	B1	I/O	Input/output B. Referenced to VCCB
11	VccB	Power	B-port supply voltage.1.35 V \leq VCCB \leq 3.6 V
12	EN	Input	Output enable (active High). Pull EN low to place all outputs in 3-state mode.



Block Diagram





Figure 1: Block Diagram







Maximum Ratings

Storage Temperature	65°C to +150°C
Junction Temperature, Tj	125°C
DC Supply Voltage port B	0.5V to +4.6V
DC Supply Voltage port A	0.5V to+3.6V
Vi(A) referenced DC Input / Output Voltage	0.5V to +3.6V
Vi(B) referenced DC Input / Output Voltage	0.5V to+4.6V
Enable Control Pin DC Input Voltage	-0.5V to+3.6V
DC Input Diode Current(V _I <gnd)< td=""><td>50mA</td></gnd)<>	50mA
DC Output Diode Current(V _O <gnd)< td=""><td></td></gnd)<>	
DC Supply Current through V _{CCB}	±100mA
DC Supply Current through V _{CCA}	±100mA
DC Ground Current through Ground Pin	±100mA


Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Recommended operation conditions

Symbol	Parameter			Typ.	Max.	Unit
V_{CCA}	A-side Positive DC Supply Volta	0.85	-	2.7	V	
V_{CCB}	B-side Positive DC Supply Volta	1.35	-	3.6	V	
$V_{\rm I}$	Enable Control Pin Voltage	GND	-	2.7	V	
V _{IO} Bus Input/Out	D. Jan 40 to 1 D'o Walter	I/O A	GND	-	2.7	V
	Bus Input/Output Pin Voltage	I/O B	GND	-	3.6	V
T_A	Operating Temperature Range			-	+85	°C
At/Av	Input Transition Rise or Rate, V_{I} , 3.3 V \pm 0.3 V	0	-	10	ns	







DC Electrical Characteristics

Court le -1	Damai	TD 4 C 311 *1	*2 (\$7)	*7 *2 /*7	-40°C to +85°C			T
Symbol	Parameter	Test Conditions ^{*1}	V _{CCB} ⁻² (V)	$V_{CCA}^{*3}(V)$	Min.	Typ.*4	Max.	Unit
$V_{_{\mathrm{IHB}}}$	B port Input HIGH Voltage -		1.35-3.6	0.85-2.7	2/3*V _{CCB}	-	1	V
V_{ILB}	B port Input LOW Voltage	-	1.35-3.6	0.85-2.7	-	-	1/3* V _{CCB}	V
V _{IHA}	A port Input HIGH Voltage	-	1.35-3.6	0.85-2.7	2/3*V _{CCA}	-	1	V
V _{ILA}	A port Input LOW Voltage	-	1.35-3.6	0.85-2.7	-	-	1/3 * V _{CCA}	V
V _{IH}	Control Pin Input HIGH Voltage	$T_A = +25^{\circ}C$	1.35-3.6	0.85-2.7	2/3*V _{CCA}	-	-	V
V _{IL}	Control Pin Input LOW Voltage	$T_A = +25^{\circ}C$	1.35-3.6	0.85-2.7	-	-	1/3 * V _{CCA}	V
V _{OHB}	B port Output HIGH Voltage	B port source current = 20μA	1.35-3.6	0.85-2.7	0.9*V _{CCB}	-	-	V
V _{OLB}	B port Output LOW Voltage	B port sink current = 20μA	1.35-3.6	0.85-2.7	-	-	0.2	V
V _{OHA}	A port Output HIGH Voltage	A port source current= 20μA	1.35-3.6	0.85-2.7	0.9*V _{CCA}	-	-	V
V _{OLA}	A port Output LOW Voltage	A port sink current = 20μA	1.35-3.6	0.85-2.7	-	-	0.2	V
I_{QVB}	V _{CCB} Supply Current	$EN = V_{CCA}, I_O = 0A,$ $(I/O_B = 0V \text{ or } V_{CCB}, I/O_A =$ float) or	1.35-3.6	0.85-2.7	-	0.2	1.5	μA
I_{QVA}	V _{CCA} Supply Current	$(I/O_B = float, I/O_A = 0V \text{ or } V_{CCA})$	1.35-3.6	0.85-2.7	-	0.1	1	μΑ
I_{TS-B}	B port Tristate Output Mode Supply Current	$(I/O_B = 0V \text{ or } V_{CCB}, I/O_A =$	1.35-3.6	0.85-2.7	-	0.2	1.5	μA
I _{TS-A}	A port Tristate Output Mode Supply Current	float) or (I/O_B = float, I/O_A = 0V or V_{CCA})	1.35-3.6	0.85-2.7	-	0.1	1	μA
I_{OZ}	I/O Tristate Output Mode Leakage Current	$T_A = +25$ °C, EN= 0V	1.35-3.6	0.85-2.7	-	-	±1	μA
$I_{\rm I}$	Control Pin Input Current	$T_A = +25^{\circ}C$	1.35-3.6	0.85-2.7	-	-	±1	μΑ
			0	0	-	-	2	
I_{OFF}	Power Off Leakage Current	$I/O_B = 0$ to 3.6V, $I/O_A = 0$ to 2.5V	1.35-3.6	0	-	-	2	μA
		2.0 1	0	0.85-2.7	-	-	2	

- 1. Normal test conditions are V_I = 0V, $C_{IOB} \le 15 pF$ and $C_{IOA} \le 15 pF$, unless otherwise specified.

- V_{CCB} is the supply voltage associated with the I/O B port, and B range from +1.35 V to 3.6 V under normal operating conditions.
 V_{CCA} is the supply voltage associated with the I/O A port, and A range from +0.85 V to 2.7V under normal operating conditions.
 Typical values are for V_{CCB} = +2.8V, V_{CCA} = +1.8V and T_A = +25°C. All units are production tested at T_A = +25°C. Limits over the operating temperature range are guaranteed by design. 5. When VCCA <1.0V, VIH is $0.75*V_{CCA}$ (Min), VIL is $0.25*V_{CCA}$ (Max)








Timing Characteristics

	D (m . c *1	¥7 *2 (¥7)	₹7 *3/ ₹ 7\	-40	°C to +85	°C	TT 4.
Symbol	Parameter	Test Conditions ^{*1}	$V_{CCB}^{*2}(V)$	$V_{CCA}^{*3}(V)$	Min.	Typ.*4	Max.	Unit
f	B port Rise Time	$C_{IOB} = 15 \text{ pF}$	1.35-2.5	0.85-2.7	-	3	8	ne
t _{R-B}	b port Rise Time	C _{IOB} = 15 pr	2.5-3.6	0.85-2.7	-	0.8	4	ns
t	B port Fall Time	$C_{IOB} = 15 \text{ pF}$	1.35-2.5	0.85-2.7	-	0.6	3	ns
t _{F-B}	D port run rine	C _{IOB} = 13 pr	2.5-3.6	0.85-2.7	-	0.5	3	113
f	A port Rise Time	$C_{IOA} = 15 pF$	1.35-3.6	0.85-1.8	-	4	12	ns
t _{R-A}	71 port Rise Time	C _{IOA} = 13 pr	1.35-3.6	1.8-2.7	-	0.7	4	113
t_{F-A}	A port Fall Time	$C_{IOA} = 15 \text{ pF}$	1.35-3.6	0.85-1.8	-	0.8	4	ns
F-A	71 port 1 un 1 me	Oloa 10 P1	1.35-3.6	1.8-2.7	-	0.5	3	113
_	B port One-Shot		1.5		-	37	-	
Z_{OB}	Output Impedance	*5	2.5	0.9-2.5	-	20	-	Ω
	1 1		3.6	0.0	-	15	-	
7	A port One-Shot Out-	*5	1522	0.9 1.8	-	52	-	0
Z_{OA}	put Impedance	3	1.5-3.3	2.5	-	17 15	-	Ω
			1.35-3.6	0.85-2.7	_	9.8	35	
		$C_{IOB} = 15 \text{ pF}$	2.5-3.6	1.8-2.7	-	2.3	10	
t _{PD_A-B} Propagation Delay (Driving B port)		1.35-3.6	0.85-2.7	-	10	35	_	
	Propagation Dalay	$C_{IOB} = 30 \text{ pF}$	2.5-3.6	1.8-2.7		2.5	10	
			1.35-3.6	0.85-2.7	-	10.4	37	ns
	(Briving B port)	$C_{IOB} = 50 \text{ pF}$	2.5-3.6	1.8-2.7	-	2.7	11	-
	$C_{IOB} = 100 \text{ pF}$	1.35-3.6	0.85-2.7	_	10.9	40		
		2.5-3.6	1.8-2.7	_	3.3	13		
		1.35-3.6	0.85-2.7	_	9.4	35		
		$C_{IOA} = 15 \text{ pF}$ $C_{IOA} = 30 \text{ pF}$ $C_{IOA} = 50 \text{ pF}$ $C_{IOA} = 100 \text{ pF}$	2.5-3.6	1.8-2.7	_	1.6	10	- ns
			1.35-3.6	0.85-2.7	-	9.6	35	
	Dromo action Delev		2.5-3.6	1.8-2.7		1.8	10	
t_{PD_B-A}	Propagation Delay (Driving A port)		1.35-3.6	0.85-2.7	-	10	37	
	(Briving 11 port)		2.5-3.6	1.8-2.7	_	2	11	
			1.35-3.6	0.85-2.7	_	11.2	40	
			2.5-3.6	1.8-2.7	_	2.6	13	_
f	Channel-to-Channel	$C_{IOB} = 15pF, C_{IOA} = 15pF^{*5}$	1.35-3.6	0.85-2.7		2.0	0.15	ns
t _{SK}			1.35-3.6	0.85-2.7	-	120	250	113
$t_{EN-B}(t_{PZH})$	B port Output Enable	$C_{IOB} = 15pF$, $I/O_A = V_{CCA}$	2.5-3.6	1.8-2.7	-	40	160	
	Time		1.35-3.6	0.85-2.7	_	80	200	ns
$t_{EN-B}(t_{PZL})$	Time	$C_{IOB} = 15pF$, $I/O_A = 0V$	2.5-3.6	1.8-2.7	_	40	160	_
			1.35-3.6	0.85-2.7	_	120	250	
$t_{EN-A}(t_{PZH})$	A port Output Enable Time	$C_{IOA} = 15pF$, $I/O_B = V_{CCB}$	2.5-3.6	1.8-2.7	_	40	160	
			1.35-3.6	0.85-2.7	_	50	200	ns
$t_{\rm EN-A} (t_{\rm PZL})$	$C_{IOA} = 15 \text{ pF}, I/O_B = 0 \text{ V}$	2.5-3.6	1.8-2.7	-	30	160	-	
		A 45 T T C :	1.35-3.6	0.85-2.7	-	200	400	
$_{\text{DIS-B}}$ (t_{PHZ})	B port Output Disable	$C_{IOB} = 15pF$, $I/O_A = V_{CCA}$	2.5-3.6	1.8-2.7	-	200	400	ns
	Time		1.35-3.6	0.85-2.7	-	60	175	
$_{\text{DIS-B}}\left(t_{\text{PLZ}}\right)$		$C_{IOB} = 15pF, I/O_A = 0V$	2.5-3.6	1.8-2.7	-	60	175	
		G 45 77 77 77 77	1.35-3.6	0.85-2.7	-	180	400	
$_{\mathrm{DIS-A}}$ ($\mathrm{t_{PHZ}}$)	A port Output Disable	$C_{IOB} = 15pF$, $I/O_A = V_{CCA}$	2.5-3.6	1.8-2.7	-	100	400	1
	Time		1.35-3.6	0.85-2.7	-	50	175	ns
$t_{DIS-A}(t_{PLZ})$	$_{\rm MS-A}$ $(t_{\rm PLZ})$	$C_{IOB} = 15pF$, I/O_A = 0V	2.5-3.6	1.8-2.7	-	50	175	1







G 1.1	D 4	Test Conditions*1	*2 (\$7)	V _{CCA} *3(V)	-40°C to +85°C			TT *4
Symbol	Parameter		$V_{CCB}^{*2}(V)$		Min.	Typ.*4	Max.	Unit
		$C_{IO} = 15 pF$	1.35-3.6	0.85-2.7	50	-	-	
			2.5-3.6	1.8-2.7	140	-	-	İ
	C - 20mE	1.35-3.6	0.85-2.7	40	-	-		
M	M _{IDR} Maximum Data Rate	$C_{IO} = 30pF$	2.5-3.6	1.8-2.7	120	-	-	mbns
IVI _{IDR}		$C_{IO} = 50 pF$	1.35-3.6	0.85-2.7	30	-	-	mbps
			2.5-3.6	1.8-2.7	100	-	-	1
		C - 100mE	1.35-3.6	0.85-2.7	20	-	-	
	$C_{IO} = 100pF$	2.5-3.6	1.8-2.7	60	-	-		

Notes:

- 1. Normal test conditions are $V_I = 0$ V, $C_{IOB} \le 15 pF$ and $C_{IOA} \le 15 pF$, unless otherwise specified.
- 2. V_{CCB} is the supply voltage associated with the I/O B port, and B ranges from +1.35 V to 3.6 V under normal operating conditions.
- 3. V_{CCA} is the supply voltage associated with the I/O A port, and A ranges from +0.85 V to 2.7V under normal operating conditions.
- 4. Typical values are tested at $T_A = +25$ °C. Limits over the operating temperature range are guaranteed by design.
- 5. Guaranteed by design

Power Consumption (T_A=+25°C)

Symbol *1	Parameter	Test Conditions	$V_{CCB}^{*2}(V)$	V _{CCA} *3(V)	Тур.	Unit
C _{PD_VCCA}	A = Input port, B = Output Port B = Input port, A = Output Port	$EN = V_{CCA}$ (outputs enabled)	1.35-3.6	0.85-2.7	40	pF
C _{PD_VCCB}	A = Input port, B = Output Port B = Input port, A = Output Port	$C_{Load} = 0$, $f = 1MHz$, $EN = V_{CCA}$ (outputs enabled)	1.35-3.6	0.85-2.7	40	pF
C _{PD_VCCA}	A = Input port, B = Output Port B = Input port, A = Output Port	EN = GND(outputs disabled)	1.35-3.6	0.85-2.7	1	pF
C _{PD_VCCB}	A = Input port, B = Output Port B = Input port, A = Output Port	EN = GND(outputs disabled)	1.35-3.6	0.85-2.7	1	pF

Notes

 $^{1.} C_{PD_VCCA} \text{ and } C_{PD_VCCB} \text{ are defined as the value of the IC's equivalent capacitance from which the operating current can be calculated for the A and B power supplies, respectively. } I_{CC} = I_{CC} \text{ (dynamic)} + I_{CC} \text{ (static)} \approx I_{CC} \text{ (operating)} \approx CPD \times V_{CC} \times f_{IN} \times NSW \text{ where } I_{CC} = I_{CC_}V_{CCB} + I_{CC}V_{CCA} \text{ and NSW} = \text{total number of outputs switching.}$


^{2.} V_{CCB} is the supply voltage associated with the I/O B port, and V_{CCB} ranges from +1.35V to 3.6V under normal operating conditions.

 $^{3.}V_{CCA}$ is the supply voltage associated with the I/O A port, and V_{CCA} range from +0.0.85 V to 2.7V under normal operating conditions.

^{4.} Typical values are at $T_A = +25$ °C.



Test Circuits



VCCB CLOAD Source R_{LOAD}

Figure 2. Driving A Test Circuit

Figure 3. Driving B Test Circuit





Figure 4. Definition of Timing Specification Parameters




Test	Switch
t _{PZH} , t _{PHZ}	Open
t _{PZL} , t _{PLZ}	2 x V*

 C_L = 15 pF or equivalent (Includes jig and probe capacitance) R_L = R_1 = 50 k Ω or equivalent

 $R_T = Z_{OUT}$ of pulse generator (typically 50 Ω) V* = V_Aor V_B for A or B measurements, respectively.

Figure 5. Test Circuit for Enable/Disable Time Measurement










Figure 6. Timing Definitions for Propagation Delays and Enable/Disable Measurement

Functional Description

The PI4ULS3V304 is a 4-bit configurable dual-supply autosensing bidirectional level translator that does not require a direction control pin. The B and A ports are designed to track two different power supply rails, VCCB and VCCA respectively.

The PI4ULS3V304 offers the feature that the values of the VCCB and V_{CCA} supplies are independent. Design flexibility is maximized because VCCA can be set to a value either greater than or less than the VCCB supply.

The PI4ULS3V304 has high output current capability, which allows the translator to drive high capacitive loads such as most high frequency EMI filters. Another feature of the PI4ULS3V304 is that each An and Bn channel can function as either an input or an output.

An Output Enable (EN) input is available to reduce the power consumption. The EN pin can be used to disable both I/O ports by putting them in 3-state which significantly reduces the supply current.

Application Information


Level Translator Architecture

The PI4ULS3V304 auto-sense translator provides bi-directional logic voltage level shifting to transfer data in multiple supply voltage systems. These level translators have two supply voltages, V_{CCA} and V_{CCB} , which set the logic levels on the input and output sides of the translator. When used to transfer data from the I/O V_{CCA} to the I/O V_{CCB} ports, input signals referenced to the V_{CCA} supply are translated to output signals with a logic level matched to VCCB. In a similar manner, the I/O V_{CCB} to I/O V_{CCA} translation shifts input signals with a logic level compatible to V_{CCB} to an output signal matched to V_{CCA} . The PI4ULS3V304 translator consists of bi-directional channels that independently determine the direction of the data flow without requiring a directional pin. One-shot circuits are used to detect the rising or falling input signals. In addition, the one-shots decrease the rise and fall times of the output signal for high-to-low and low-to-high transitions.

Input Driver Requirements

Auto-sense translators such as the PI4ULS3V304 have a wide bandwidth, but a relatively small DC output current rating. The high bandwidth of the bi-directional I/O circuit is used to quickly transform from an input to an output driver and vice versa. The I/O ports have a modest DC current output specification so that the output driver can be over driven when data is sent in the opposite direction. For proper operation, the input driver to the auto-sense translator should be capable of driving 3mA of peak output current. The bi-directional configuration of the translator results in both input stages being active for a very short time period. Although the peak current from the input signal circuit is relatively large, the average current is small and consistent with a standard CMOS input stage. Enable Input (EN) The PI4ULS3V304 translator has an Enable pin (EN) that provides tri–state operation at the I/O pins. Driving the Enable pin to a low logic level minimizes the power consumption of the device and drives the I/O V_{CCB} and I/O V_{CCA} pins to a high impedance state. Normal translation operation occurs when the EN pin is equal to a logic high signal. The EN pin is referenced to the V_{CCA} supply and has Over-Voltage Tolerant (OVT) protection.







Uni-Directional versus Bi-Directional Translation

The PI4ULS3V304 translator can function as a non-inverting uni-directional translator. One advantage of using the translator as a uni-directional device is that each I/O pin can be configured as either an input or output. The configurable input or output feature is especially useful in applications such as SPI that use multiple uni-directional I/O lines to send data to and from a device. The flexible I/O port of the auto sense translator simplifies the trace connections on the PCB.

Power Supply Guidelines

The values of the V_{CCA} and V_{CCB} supplies can be set to anywhere in range 0.85-2.7V and 1.35-3.6V. Design flexibility is maximized because V_{CCA} may be either greater than or less than the V_{CCB} supply. It can work at both $V_{CCA} \le V_{CCB}$ and $V_{CCA} \ge V_{CCB}$ condition. The sequencing of the power supplies will not damage the device during power-up operation. In addition, the I/O V_{CCB} and I/O V_{CCA} pins are in the high impedance state if either supply voltage is equal to 0V. For optimal performance, 0.01 to 0.1µF decoupling capacitors should be used on the V_{CCA} and V_{CCB} power supply pins. Ceramic capacitors are a good design choice to filter and bypass any noise signals on the voltage lines to the ground plane of the PCB. The noise immunity will be maximized by placing the capacitors as close as possible to the supply and ground pins, along with minimizing the PCB connection traces. The PI4ULS3V304 translators have a power down feature that provides design flexibility. The output ports are disabled when either power supply is off (V_{CCA} or $V_{CCB} = 0V$). This feature causes all of the I/O pins to be in the power saving high impedance state.





Figure 7. Typical Application








Mechanical Information

UQFN (ZM12)



For latest package info.

please check: http://www.diodes.com/design/support/packaging/pericom-packaging/packaging-mechanicals-and-thermal-characteristics/

Ordering Information

Part Numbers	Package Code	Description
PI4ULS3V304ZMEX	ZM	12-Pin, 1.7x2.0, COL (UQFN)

Notes:

- Thermal characteristics can be found on the company web site at www.diodes.com/design/support/packaging/
- E = Pb-free and Green
- X suffix = Tape/Reel





IMPORTANT NOTICE

DIODES INCORPORATED MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).

Diodes Incorporated and its subsidiaries reserve the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. Diodes Incorporated does not assume any liability arising out of the application or use of this document or any product described herein; neither does Diodes Incorporated convey any license under its patent or trademark rights, nor the rights of others. Any Customer or user of this document or products described herein in such applications shall assume all risks of such use and will agree to hold Diodes Incorporated and all the companies whose products are represented on Diodes Incorporated website, harmless against all damages.

Diodes Incorporated does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel.

Should Customers purchase or use Diodes Incorporated products for any unintended or unauthorized application, Customers shall indemnify and hold Diodes Incorporated and its representatives harmless against all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized application.

Products described herein may be covered by one or more United States, international or foreign patents pending. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks.

This document is written in English but may be translated into multiple languages for reference. Only the English version of this document is the final and determinative format released by Diodes Incorporated.

LIFE SUPPORT

Diodes Incorporated products are specifically not authorized for use as critical components in life support devices or systems without the express written approval of the Chief Executive Officer of Diodes Incorporated. As used herein:

- A. Life support devices or systems are devices or systems which:
 - 1. are intended to implant into the body, or
- 2. support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in significant injury to the user.
- B. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or to affect its safety or effectiveness.

Customers represent that they have all necessary expertise in the safety and regulatory ramifications of their life support devices or systems, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of Diodes Incorporated products in such safety-critical, life support devices or systems, notwithstanding any devices- or systems-related information or support that may be provided by Diodes Incorporated. Further, Customers must fully indemnify Diodes Incorporated and its representatives against any damages arising out of the use of Diodes Incorporated products in such safety-critical, life support devices or systems.

Copyright © 2016, Diodes Incorporated www.diodes.com