

Fiber Optic Receiver with Quantizer and Clock Recovery and Data Retiming

AD807

FEATURES

Meets CCITT G.958 Requirements for STM-1 Regenerator—Type A

Meets Bellcore TR-NWT-000253 Requirements for OC-3

Output Jitter: 2.0 Degrees RMS

155 Mbps Clock Recovery and Data Retiming Accepts NRZ Data, No Preamble Required Phase-Locked Loop Type Clock Recovery—

No Crystal Required Quantizer Sensitivity: 2 mV

Level Detect Range: 2.0 mV to 30 mV Single Supply Operation: +5 V or -5.2 V

Low Power: 170 mW

10 KH ECL/PECL Compatible Output Package: 16-Pin Narrow 150 mil SOIC

PRODUCT DESCRIPTION

The AD 807 provides the receiver functions of data quantization, signal level detect, clock recovery and data retiming for 155 M bps NRZ data. The device, together with a PIN diode/pream plifier combination, can be used for a highly integrated, low cost, low power SONET OC-3 or SDH STM-1 fiber optic receiver.

The receiver front end signal level detect circuit indicates when the input signal level has fallen below a user adjustable threshold. The threshold is set with a single external resistor. The signal level detect circuit 3 dB optical hysteresis prevents chatter at the signal level detect output.

The PLL has a factory trim m ed VCO center frequency and a frequency acquisition control loop that combine to quarantee

frequency acquisition without false lock. This eliminates a reliance on external components such as a crystal or a SAW filter, to aid frequency acquisition.

The AD 807 acquires frequency and phase lock on input data using two control loops that work without requiring external control. The frequency acquisition control loop in itially acquires the frequency of the input data, acquiring frequency lock on random or scram bled data without the need for a pream ble. At frequency lock, the frequency error is zero and the frequency detector has no further effect. The phase acquisition control loop then works to ensure that the output phase tracks the input phase. A patented phase detector has virtually elim inated pattern jitter throughout the AD 807.


The device VCO uses a ring oscillator architecture and patented low noise design techniques. Jitter is 2.0 degrees mm s. This low jitter results from using a fully differential signal architecture, Power Supply Rejection Ratio circuitry and a dielectrically isolated process that provides immunity from extraneous signals on the IC. The device can withstand hundreds of millivolts of power supply noise without an effect on jitter performance.

The user sets the jitter peaking and acquisition $tim\ e\ of\ the\ PLL$ by choosing a damping factor capacitor whose value determines loop damping. CCITTG. 958 Type A jitter transfer requirements can easily be met with a damping factor of 5 or greater.

D evice design guarantees that the clock output frequency will drift by less than 20% in the absence of input data transitions. Shorting the damping factor capacitor, C $_{\rm D}$, brings the clock output frequency to the VCO center frequency.

The AD 807 consumes 140 mW and operates from a single power supply at either +5 V or -5.2 V .

FUNCTIONAL BLOCK DIAGRAM



Parameter	Condition	Min	Тур	Max	Units
QUANTIZER-DC CHARACTERISTICS					
Input Voltage Range	@ P _m orN _m	2.5		V _s	V
Input Sensitivity, V SENSE	$P_{\mathbb{N}} - N_{\mathbb{N}}$, Figure 1, BER = $\leq 1 \times 10^{-10}$	2		5	m V
InputO verdrive, V _{OD}	Figure 1, BER = $\leq 1 \times 10^{-10}$	0.001		2.5	V
Input Offset Voltage			50	500	μV
Input C urrent			5	10	μA
Input RM S Noise	$BER = \le 1 \times 10^{-10}$		50		μ∀
InputPk-Pk N oise	$BER = \le 1 \times 10^{-10}$		650		μ∨
QUANTIZER-AC CHARACTERISTICS					
Upper-3 dBBandwidth			180		MHz
Input R esistance			1		мΩ
Input C apacitance			2		рF
Pulse Width Distortion			100		ps
LEVEL DETECT					
LevelD etectRange	$R_{THRESH} = IN FIN ITE$	8.0	2	4.0	m V
	$R_{\rm THRESH} = 49.9 \text{ k}\Omega$	4	5	7.4	m V
	$R_{\rm THRESH}=3.4~{\rm k}\Omega$	14	20	25	m V
Response Time	DCCoupled	0.1		1.5	μs
H ysteresis (E lectrical)	$R_{THRESH} = IN FIN ITE$	2.3	4.0	10.0	dB
	$R_{\text{TH RESH}} = 49.9 \text{ k}\Omega$	3 .0	5 .0	9.0	dB
	$R_{THRESH} = 3.4 k\Omega$	3 .0	7 .0	10.0	dB
SDOUT Output Logic High	Load = +4 m A	3 .6			V
SD O U T O utput Logic Low	Load = -1.2 m A			0.4	V
PHASE-LOCKED LOOP NOM INAL CENTER FREQUENCY			155.52		MHz
CAPTURE RANGE		155		156	MHz
TRACK IN G RANGE		155		156	мнг
STATIC PHASE ERROR	2 ⁷ -1 PRN Sequence		4	20	D egrees
SETUPTIME (t _{SU})	Figure 2	3.0	3.2	3.5	ns
HOLD TIME (t _H)	Figure 2	3.0	3.1	3.3	ns
PHASE DRIFT	240 B its, N o T ransitions			40	D egrees
JIT T E R	2 ⁷ -1 PRN Sequence		2.0		Degrees RM S
OII I BIX	2 ²³ -1 PRN Sequence		2.0	2.7	D egrees RM S
JITTER TO LERAN CE	f= 10 H z		3000		U n.it. Intervals
	f= 6.5 kH z	4.5	7.6		U nit Intervals
	f= 65 kH z	0.45	1.0		Unit Intervals
	f= 1.3 M H z	0.45	0.67		U nit Intervals
JITTER TRANSFER					
Peaking (Figure 20)	$C_{D} = 0.15 \mu F$		80.0		dB
r source of	$C_D = 0.33 \mu F$		0.04		dB
B andwidth	- B	65	92	130	kH z
Acquisition T im e					
$C_D = 0.1 \mu F$	$2^{23}-1$ PRN Sequence, $T_A = +25$ °C		4×10^{5}	2×10^{6}	BitPeriods
$C_D = 0.33 \mu F$	$V_{CC} = 5 V, V_{EE} = G N D$		2×10^{6}		BitPeriods
POW ER SUPPLY VOLTAGE	$V_{M \text{ IN}}$ to $V_{M \text{ AX}}$	4.5		5.5	Volts
POW ER SUPPLY CURRENT	$V_{CC} = 5.0 \text{ V}, V_{EE} = G \text{ ND},$				
	$T_A = +25^{\circ}C$	25	34.5	39.5	m A
PECL OUTPUT VOLTAGE LEVELS					
Output Logic High, V_{OH}		-1.2	-1.0	-0.7	Volts
Output Logic Low, Vol	Referenced to V_{cc}	-2.0	-1.8	-1.7	Volts
SYM M ETRY (D uty C ycle)	$\rho = 1/2$, $T_A = +25^{\circ}C$,				
Recovered C lock O utput, P in 5	$V_{CC} = 5 V$, $V_{EE} = G N D$	50.1		54.1	용
OUTPUT RISE /FALL TIMES					
Rise Time (t_R)	20% -80%		1.1	1.5	ns
FallTime ($t_{\mathbb{F}}$)	80% -20%		1.1	1.5	ns

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS1

NOTES

¹⁶⁻P in N arrow Body SO IC Package: $\theta_{IR} = 110^{\circ}$ C /W att.




Figure 1. Input Sensitivity, Input Overdrive





Figure 2. Setup and Hold Time

PIN FUNCTION DESCRIPTIONS

Pin No.	Minemonic	Description
	Willemonic	——————————————————————————————————————
1	DATAOUTN	D ifferentialRetim ed D ata O utput
2	DATAOUTP	D ifferentialRetim ed D ata Output
3	V _{CC2}	D $igitalV_{CC}$ for ECLO utputs
4	CLKOUTN	D ifferential Recovered C lock O utput
5	CLKOUTP	D ifferential Recovered C lock O utput
6	V _{cc1}	DigitalV _{cc} for Internal Logic
7	CF1	Loop D am ping C apacitor
8	CF2	Loop D am ping C apacitor
9	AVEE	Analog V_{EE}
10	THRADJ	LevelDetectThresholdAdjust
11	AV _{CC1}	Anabg V_{cc} for PLL
12	N IN	Q uantizer D ifferential Input
13	PIN	Q uantizer D ifferential Input
14	AV _{CC2}	Analog V_{cc} for Quantizer
15	SDOUT	SignalD etect 0 utput
16	VEE	D igital $V_{ ext{EE}}$ for Internal Logic

PIN CONFIGURATION



ORDERING GUIDE

M odel	Temperature Range	Package Description	Package Option
AD 807-155BR orAD 807A-155BR	-40°C to +85°C	16→ in Narrow body SOIC	R-16A
AD 807-155BR-REEL7 or AD 807A-155BRRL7	-40°C to +85°C	750 Pieces, 7" Reel	R-16A
AD 807-155BR-REEL or AD 807A-155BRRL	-40°C to +85°C	2500 Pieces, 13" Reel	R-16A

CAUTION.

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accum ulate on the hum an body and test equipment and can discharge without detection. Although the AD 807 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



REV. A _3_

¹Stresses above those listed under Absolute M axim um Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ThermalCharacteristics:

DEFINITION OF TERMS

Maximum, Minimum and Typical Specifications

Specifications for every param eter are derived from statistical analyses of data taken on multiple devices from multiple wafer lots. Typical specifications are the mean of the distribution of the data for that parameter. If a parameter has a maximum (or a minimum), that value is calculated by adding to (or subtracting from) the mean six times the standard deviation of the distribution. This procedure is intended to tolerate production variations: if the mean shifts by 1.5 standard deviations, the remaining 4.5 standard deviations still provide a failure rate of only 3.4 parts permillion. For all tested parameters, the test limits are guardbanded to account for tester variation to thus guarantee that no device is shipped outside of data sheet specifications.

Input Sensitivity and Input Overdrive

Sensitivity and 0 verdrive specifications for the Q uantizer involve offset voltage, gain and noise. The relationship between the logic output of the quantizer and the analog voltage input is shown in Figure 1.

For sufficiently large positive input voltage the output is always Logic 1 and sin itarly, for negative inputs, the output is always Logic 0. How ever, the transitions between output Logic Levels 1 and 0 are not at precisely defined input voltage levels, but occur over a range of input voltages. Within this Zone of Confusion, the output may be either 1 or 0, or it may even fail to attain a valid logic state. The width of this zone is determined by the input voltage noise of the quantizer (650 μV at the 1×10^{-10} confidence level). The center of the Zone of Confusion is the quantizer input offset voltage $(\pm\,500~\mu V)$ maxim um). Input 0 verdrive is the magnitude of signal required to guarantee correct logic level with 1×10^{-10} confidence level.

W ith a single-ended PIN-TIA (Figure 3), ac coupling is used and the inputs to the Quantizer are dobiased at some common-mode potential. Observing the Quantizer input with an oscilloscope probe at the point indicated shows a binary signal with average value equal to the common-mode potential and instantaneous values both above and below the average value. It is convenient to measure the peak-to-peak amplitude of this signal and call the minimum required value the Quantizer Sensitivity. Referring to Figure 1, since both positive and negative offsets need to be accommodated, the Sensitivity is twice the Overdrive. The AD 807 Quantizer has 2 mV Sensitivity.

W ith a differential TIA (Figure 3), Sensitivity seems to improve from observing the Quantizer input with an oscilloscope probe. This is an illusion caused by the use of a single-ended probe. A 1 m V peak-to-peak signal appears to drive the AD 807 Quantizer. However, the single-ended probe measures only half the signal. The true Quantizer input signal is twice this value since the other Quantizer input is a complementary signal to the signal being observed.

Response Time

Response time is the delay between removal of the input signal and indication of Loss of Signal (LOS) at SDOUT. The response time of the AD807 (1.5 μs m aximum) is much faster than the SONET (SDH requirement (3 $\mu s \leq$ response time \leq 100 μs). In practice, the time constant of the accoupling at the Q uantizer input determines the LOS response time.

Nominal Center Frequency

This is the frequency at which the VCO willoscillate with the loop damping capacitor, C $_{\text{D}}$, shorted.

Tracking Range

This is the range of input data rates over which the AD 807 will remain in lock.

Capture Range

This is the range of input data rates over which the AD 807 will acquire lock.

Static Phase Error

This is the steady-state phase difference, in degrees, between the recovered clock sampling edge and the optimum sampling instant, which is assumed to be halfway between the rising and falling edges of a data bit. G ate delays between the signals that define static phase error, and IC input and output signals prohibit direct measurement of static phase error.

Data Transition Density, p

This is a measure of the number of data transitions, from "0" to "1" and from "1" to "0," overmany clock periods. ρ is the ratio $(0 \le \rho \le 1)$ of data transitions to bit periods.

Jitter

This is the dynamic displacement of digital signal edges from their long term average positions, measured in degrees ms or Unit Intervals (UI). Jitter on the input data can cause dynamic phase errors on the recovered clock sampling edge. Jitter on the recovered clock causes jitter on the retimed data.

Output Jitter

This is the jitter on the retimed data, in degrees mms, due to a specific pattern or some pseudorandom input data sequence (PRN Sequence).

Jitter Tolerance

Jitter T olerance is a measure of the AD 807's ability to track a jittery input data signal. Jitter on the input data is best thought of as phase modulation, and is usually specified in unit intervals.

The PLL must provide a clock signal that tracks the phase m odulation in order to accurately retime jittered data. In order for the VCO output to have a phase modulation that tracks the input jitter, som em odulation signalm ust be generated at the output of the phase detector. The modulation output from the phase detector can only be produced by a phase error between its data input and its clock input. Hence, the PLL can never perfectly track littered data. However, the magnitude of the phase error depends on the gain around the loop. At low frequencies, the integrator of the AD 807 PLL provides very high gain, and thus very large jitter can be tracked with small phase errors between input data and recovered clock. At frequencies closer to the loop bandwidth, the gain of the integrator is much smaller, and thus less input jitter can be to lerated. The AD 807 output will have a bit error rate less than 1×10^{-10} when in lock and retiming input data that has the CCITT G.958 specified jitter applied to it.

Jitter Transfer (Refer to Figure 20)

The AD 807 exhibits a low-pass filter response to jitter applied to its input data.

Bandwidth

This describes the frequency at which the AD 807 attenuates sinusoidal input jitter by 3 dB.

Peaking

-4-

This describes the maximum jitter gain of the AD 807 in dB.

Damping Factor, ζ

D am ping factor, ζ describes the com pensation of the second order PLL. A larger value of ζ corresponds to m ore dam ping and less peaking in the jitter transfer function.

Acquisition Time


This is the transient time, measured in bit periods, required for the AD 807 to lock onto input data from its free-running state.

Symmetry—Recovered Clock Duty Cycle


Sym m etry is calculated as $(100 \times \text{on tim e})$ /period, where on tim e equals the tim e that the clock signal is greater than the m idpoint between its "0" level and its "1" level.

Bit Error Rate vs. Signal-to-Noise Ratio

AD 807 BitErrorRate vs. Signal-to-Noise Ratio perform ance is shown in Figure 11.W ideband amplitude noise is summed with the input data signal as shown in Figure 4. Perform ance is shown for input data levels of $5\,\mathrm{m}\,\mathrm{V}$ and $10\,\mathrm{m}\,\mathrm{V}$.



a. Single-Ended Input Application



b. Differential Input Application Figure 3. (a–b) Single-Ended and Differential Input Applications







Figure 4. Bit Error Rate vs. Signal-to-Noise Ratio Test: Block Diagram




a. Quantizer Differential Input Stage



b. Threshold Adjust



c. Signal Detect Output (SDOUT)



d. PLL Differential Output Stage—DATAOUT(N), CLKOUT(N)

Figure 5. (a-d) Simplified Schematics

REV. A _5_

AD807-Typical Characteristic Curves




Figure 6. Signal Detect Level vs. R_{THRESH}




Figure 7. Signal Detect Level vs. Temperature




Figure 8. Signal Detect Hysteresis vs. Temperature




Figure 9. Signal Detect Level vs. Supply Voltage




Figure 10. Signal Detect Hysteresis vs. Power Supply




Figure 11. Bit Error Rate vs. Signal-to-Noise Ratio

–6– REV. A




Figure 12. Output Jitter Histogram




Figure 13. Jitter Tolerance




Figure 14. Output Jitter vs. Supply Noise and Output Jitter vs. Common Mode Noise

THEORY OF OPERATION Quantizer

The quantizer (com parator) has three gain stages, providing a net gain of 350. The quantizer takes full advantage of the E xtra Fast C om plem entary B ipolar (X FCB) process. The input stage uses a folded cascode architecture to virtually elim inate pulse width distortion, and to handle input signals with commonmode voltage as high as the positive supply. The input offset voltage is factory trimmed and guaranteed to be less than 500 $\mu \rm V$.

XFCB's dielectric isolation allows the different blocks within thism ixed-signal IC to be isolated from each other, hence the 2 mV Sensitivity is achieved. Traditionally, high speed comparators are plagued by crosstalk between outputs and inputs, offen resulting in oscillations when the input signal approaches 10 mV. The AD 807 quantizer toggles at $\pm 650~\mu\text{V}$ (1.3 mV sensitivity) at the input without making bit errors. When the input signal is lowered below $\pm 650~\mu\text{V}$, circuit performance is dominated by input noise, and not crosstalk.




Figure 15. Power Supply Noise Sensitivity Test Circuit




Figure 16. Common-Mode Rejection Test Circuit

Signal Detect

The input to the signal detect circuit is taken from the first stage of the quantizer. The input signal is first processed through a gain stage. The output from the gain stage is fed to both a positive and a negative peak detector. The threshold value is subtracted from the positive peak signal and added to the negative peak signal. The positive and negative peak signals are then com pared. If the positive peak, POS, is more positive than the negative peak, NEG, the signal amplitude is greater than the threshold, and the output, SD OUT, will indicate the presence of signal by rem aining low . When POS becomes more negative than NEG, the signal amplitude has fallen below the threshold, and SDOUT will indicate a loss of signal (LOS) by going high. The circuit provides hysteresis by adjusting the threshold level higher by a factor of two when the low signal level is detected. This means that the input data amplitude needs to reach twice the set LOS threshold before SDOUT will signal that the data is again valid. This corresponds to a 3 dB optical hysteresis.

REV. A -7-

ΔDR07




Figure 17. Signal Level Detect Circuit Block Diagram

Phase-Locked Loop

The phase-locked loop recovers clock and retimes data from NRZ data. The architecture uses a frequency detector to aid initial frequency acquisition; refer to Figure 18 for a block diagram. Note the frequency detector is always in the circuit. When the PLL is locked, the frequency error is zero and the frequency detector has no further effect. Since the frequency detector is always in the circuit, no control functions are needed to initiate acquisition or change mode after acquisition.




Figure 18. PLL Block Diagram

The frequency detector delivers pulses of current to the charge pum p to either raise or lower the frequency of the VCO.D uring the frequency acquisition process the frequency detector output is a series of pulses of width equal to the period of the VCO. These pulses occur on the cycle slips between the data frequency and the VCO frequency. With a maximum density data pattern (1010 . . .), every cycle slip will produce a pulse at the frequency detector output. However, with random data, not every cycle slip produces a pulse. The density of pulses at the frequency detector output increases with the density of data transitions. The probability that a cycle slip will produce a pulse increases as the frequency error approaches zero. A fter the frequency error has been reduced to zero, the frequency detector output will have no further pulses. At this point the PLL begins the process of phase acquisition, with a settling time of roughly 2000 bit periods.

Jitter caused by variations of density of data transitions (pattern jitter) is virtually elim inated by use of a new phase detector (patented). Briefly, the m easurem ent of zero phase error does not cause the VCO phase to increase to above the average run rate set by the data frequency. The jitter created by a 2^7-1 pseudorandom code is 1/2 degree, and this is small compared to random jitter.

The jitter bandwidth for the PLL is 0.06% of the center frequency. This figure is chosen so that sinusoidal input jitter at 92 kH z will be attenuated by 3 dB.

The damping ratio of the PLL is user program mable with a single external capacitor. At 155 MHz, a damping ratio of 5 is obtained with a 0.15 μF capacitor. More generally, the damping ratio scales as $\left(f_{\rm DATA} \times C_{\rm D}\right)^{1/2}$.

A lower damping ratio allows a faster frequency acquisition; generally the acquisition time scales directly with the capacitor value. However, at damping ratios approaching one, the acquisition time no longer scales directly with capacitor value. The acquisition time has two components: frequency acquisition and phase acquisition. The frequency acquisition always scales with capacitance, but the phase acquisition is set by the loop bandwidth of the PLL and is independent of the damping ratio. Thus, the 0.06% fractional loop bandwidth sets a minimum acquisition time of 2000 bit periods. Note the acquisition time for a damping factor of one is 15,000 bit periods. This comprises 13,000 bit periods for frequency acquisition and 2,000 bit. periods for phase acquisition. C om pare this to the 400,000 bit. periods acquisition time specified for a damping ratio of 5; this consists entirely of frequency acquisition, and the 2,000 bit periods of phase acquisition is negligible.

While a lower damping ratio affords faster acquisition, it also allows more peaking in the jitter transfer response (jitter peaking). For example, with a damping ratio of 10, the jitter peaking is $0.02 \; \mathrm{dB}$, but with a damping ratio of 1, the peaking is $2 \; \mathrm{dB}$.

Center Frequency Clamp (Figure 19)

An N -channelFET circuit can be used to bring the AD 807 VCO center frequency to within $\pm 10\%$ of 155 MHz when SDOUT indicates a Loss of Signal (LOS). This effectively reduces the frequency acquisition time by reducing the frequency error between the VCO frequency and the input data frequency at clamprelease. The N+ET can have "on" resistance as high as 1 k Ω and still attain effective clamping. However, the chosen N+ET should have greater than 10 M Ω "off" resistance and less than 100 nA leakage current (source and drain) so as not to alter normal PLL performance.




Figure 19. Center Frequency Clamp Schematic




Figure 20. Jitter Transfer vs. CD




Figure 21. Evaluation Board Schematic




Figure 22. Evaluation Board Pictorials

REV. A _9_




Figure 23. Low Cost 155 Mbps Fiber Optic Receiver Schematic

-10-

Table I. AD 807—AD 8015 Fiber Optic Receiver Circuit: Output Bit Error Rate & Output Jitter vs. Input Power

Average Optical Input Power (dBm)	Output Bit Error Rate	Output Jitter (ps rms)
-6.4 -6.5 -6.6 -6.7	Loses Lock 7.5×10^{-3} 9.4×10^{-4} 0×10^{-14}	
-7.0 to -35.5 -36.0	$0 \times 10^{-14} \\ 3 \times 10^{-12}$	<40 <40
-36.5 -37.0 -38.0 -39.0 -39.2 -39.3	4.8×10^{-10} 2.8×10^{-8} 1.3×10^{-5} 1.0×10^{-3} 1.9×10^{-3} Loses Lock	

APPLICATIONS

Low Cost 155 Mbps Fiber Optic Receiver

The AD 807 and AD 8015 can be used together for a complete 155 M bpsFiberOpticReceiver (Quantizer and ClockRecovery, and Transim pedanceAmplifier) as shown in Figure 23.

The PIN diode frontend is connected to a single mode 1300 nm laser source. The PIN diode has 3.3 V reverse bias, 0.8 A/W responsively, 0.7 pF capacitance, and 2.5 GHz bandwidth.

The AD 8015 outputs (P_{OUT} and N $_{\text{OUT}}$) drive a differential, constant in pedance (50 Ω) low-pass filter w ith a 3 dB cutoff of 100 M H z. The outputs of the low-pass filter are ac coupled to the AD 807 inputs (P IN and N IN). The AD 807 PLL damping factor is set at 7 using a 0.22 μF capacitor.




Figure 24. Receiver Output (Data) Eye Diagram, –7.0 dBm Optical Input




Figure 25. Receiver Output (Data) Eye Diagram, –36.0 dBm Optical Input




Figure 26. AD807 Application with Epitaxx PIN—Transimpedance Amplifier Module

The entire circuit was enclosed in a shielded box. Table I sum – marizes results of tests performed using a 2^{23} -1 PRN Sequence, and varying the average power at the PIN diode.

The circuit acquires and m aintains lock with an average input power as low as $-39.25~\mathrm{dBm}$.

Table II. AD 807—Epitaxx ERM 504 PIN TIA 155 M bps
Fiber Optic Receiver Circuit:
Output Bit Error Rate & Output Jtter vs. Average Input Power

Average Optical Input Power (dBm)	Output Bit Error Rate	Output J itter (ps rms)
0	0.0×10^{-10}	29
-3	0.0×10^{-10}	35
-10	0.0×10^{-10}	40
-20	0.0×10^{-10}	37
-30	0.0×10^{-10}	33
-32	0.0×10^{-10}	35
-34	0.0×10^{-10}	36
-35	0.0×10^{-10}	39
-35.5	0.0×10^{-10}	40
-36	0.0×10^{-10}	41
-37.0	0.0×10^{-10}	42
-37.6	0.5×10^{-10}	43
-38.0	4×10^{-6}	50

SONET (OC-3)/SDH (STM-1) Fiber Optic Receiver Circuit

A lightwave receiver circuit for SONET ASDH application at 155 M bps is shown in Figure 26, with test results given in Table II. The circuit operates from a single +5 V supply, and uses two major components: an Epitaxx ERM 504 PIN-TIA module with AGC, and the AD 807 IC.

A 120 M H z, third order, low-pass Butterworth filter at the output of the PIN -T IA m odule provides adequate bandwidth (70% of the bit rate), and attenuates high frequency (out of band) noise.




Figure 27. Receiver Output (Data) Eye Diagram, 0 dBm Optical Input




Figure 28. Receiver Output (Data) Eye Diagram, –38 dBm Optical Input

REV. A -11-

USING THE AD807

Ground Planes

 ${\tt U}$ se of one ground plane for connections to both analog and digital grounds is recom ${\tt m}$ ended .

Power Supply Connections

U se of a 10 μ F capacitor between V_{CC} and ground is recommended. Care should be taken to isolate the +5 V power trace to V_{CC2} (Pin 3). The V_{CC2} pin is used inside the device to provide the CLKOUT and DATAOUT signals.

U se of $0.1~\mu F$ capacitors between IC power supply and ground is recomm ended. Power supply decoupling should take place as close to the IC as possible. Refer to the schematic, Figure 21, for recomm ended connections.

Transmission Lines

U se of 50 Ω transm ission lines are recomm ended for PIN , N IN , C LK O U T , and D A T A O U T signals.

Terminations

Term ination resistors should be used for PIN, NIN, CLKOUT, and DATAOUT signals. Metal, thick film, 1% tolerance resistors are recommended. Term ination resistors for the PIN, NIN signals should be placed as close as possible to the PIN, NIN pins.

C onnections from +5 V to load resistors for PIN, NIN, CLKOUT, and DATAOUT signals should be individual, not daisy chained. This will avoid crosstalk on these signals.

Loop Damping Capacitor, Cp

A ceram ic capacitorm ay be used for the loop damping capacitor. U sing a $0.15~\mu\text{F}$, $\pm20\%$ capacitor for a damping factor of five provides < 0.1~dB jitter peaking.

AD 807 Output Squelch Circuit

A simple P-channel FET circuit can be used in series with the Output Signal ECL Supply (V_{CC2} , Pin 3) to squelch clock and data outputs when SDOUT indicates a loss of signal (Figure 29). The V_{CC2} supply pin draws roughly 61 m A (14 m A for each of 4 ECL loads, plus 5 m A for all 4 ECL output stages). This means that selection of a FET with ON RESISTANCE of 0.5 Ω will affect the common mode of the ECL outputs by only 31 m V.





Figure 29. Squelch Circuit Schematic

OUTLINE DIMENSIONS

D im ensions shown in inches and $\mbox{(mm)}.$

16-Lead Small Outline IC Package (R-16A)



-12- REV. A