

# STK17T88

# 32K x 8 AutoStore nvSRAM with Real Time Clock

### Features

- nvSRAM Combined With Integrated Real-Time Clock Functions (RTC, Watchdog Timer, Clock Alarm, Power Monitor)
- Capacitor or Battery Backup for RTC
- 25, 45 ns Read Access and R/W Cycle Time
- Unlimited Read/Write Endurance
- Automatic Nonvolatile STORE on Power Loss
- Nonvolatile STORE Under Hardware or Software Control
- Automatic RECALL to SRAM on Power Up
- Unlimited RECALL Cycles
- 200K STORE Cycles
- 20-Year Nonvolatile Data Retention
- Single 3V +20%, -10% Power Supply
- Commercial and Industrial Temperatures
- 48-Pin 300-mil SSOP Package (RoHS Compliant)


# Description

The Cypress STK17T88 combines a 256 Kb nonvolatile static RAM (nvSRAM) with a full-featured real-time clock in a reliable, monolithic integrated circuit.

The 256 Kb nvSRAM is a fast static RAM with a nonvolatile QuantumTrap storage element included with each memory cell.

The SRAM provides the fast access and cycle times, ease of use and unlimited read and write endurance of a normal SRAM. Data transfers automatically to the nonvolatile storage cells when power loss is detected (the *STORE* operation). On power up, data is automatically restored to the SRAM (the *RECALL* operation). Both STORE and RECALL operations are also available under software control.

The real time clock function provides an accurate clock with leap year tracking and a programmable, high accuracy oscillator. The Alarm function is programmable for one-time alarms or periodic minutes, hours, or days alarms. There is also a programmable watchdog timer for processor control.



Cypress Semiconductor Corporation Document Number: 001-52040 Rev. \*C 198 Champion Court

٠

San Jose, CA 95134-1709 • 408-943-2600 Revised November 25, 2009



# Contents

Features 1	
Description 1	
Logic Block Diagram 1	
Contents 2	
Pin Configurations 3	
Pin Descriptions 3	B
Absolute Maximum Ratings 4	•
RF (SSOP-48) Package Thermal	
Characteristics 4	
DC Characteristics (V <sub>CC</sub> = 2.7V-3.6V) 4	
AC Test Conditions 5	
Capacitance 5	
RTC DC Characteristics 6	
SRAM READ Cycles #1 and #2 7	
SRAM WRITE Cycles #1 and #2 8	
AutoStore/Power Up RECALL 9	R
Software-Controlled STORE/RECALL Cycle 10	С
Hardware STORE Cycle 11	С
Soft Sequence Commands 11	0
Mode Selection 12	R
nvSRAM Operation 13	D
SRAM READ	S
SRAM WRITE	
AutoStore Operation	
Hardware Recall (POWER LIP)	
Hardware Recall (POWER UP)	
Recommendation	
$\sim$	
7	
*	

Software STORE	14 14
Data Protection	14
Noise Considerations	14
Preventing AutoStore	14
Best Practices	14
Real Time Clock	15
Reading the Clock	
Setting the Clock	15
Backup Power	15
Stopping and Starting the RTC Oscillator	
Calibrating The Clock	15
Calibrating The Clock	16
Watchdog Timer	16
Power Monitor	16
Interrupt Register	17
Flags Register	
RTC Register Map	
Commercial and Industrial	-
Ordering Information	22
Ordering Codes	
Package Diagram	
Document History Page	24
Sales, Solutions, and Legal Information	24
Worldwide Sales and Design Support	24
Products	24



# **Pin Configurations**





Figure 1. 48-Pin SSOP



## **Pin Descriptions**

	-	
Pin Name	I/О Туре	Description
A <sub>14</sub> -A <sub>0</sub>	Input	Address: The 15 address inputs select one of 32,768 bytes in the nvSRAM array or one of 16 bytes in the clock register map.
DQ7-DQ0	I/O	Data: Bi-directional 8-bit data bus for accessing the nvSRAM and RTC.
Ē	Input	<b>Chip Enable</b> : The active low $\overline{E}$ input selects the device.
W	Input	Write Enable: The active low $\overline{W}$ enables data on the DQ pins to be written to the address location selected on the falling edge of $\overline{E}$ .
G	Input	<b>Output Enable</b> : The active low $\overline{G}$ input enables the data output buffers during read cycles. De-asserting $\overline{G}$ high caused the DQ pins to tristate.
X <sub>1</sub>	Output	Crystal Connection, Drives Crystal on Startup.
X <sub>2</sub>	Input	Crystal Connection for 32.768 kHz Crystal.
V <sub>RTCcap</sub>	Power Supply	Capacitor Supplied Backup RTC Supply Voltage (Left unconnected if V <sub>RTCbat</sub> is used).
V <sub>RTCbat</sub>	Power Supply	Battery Supplied Backup RTC Supply Voltage (Left unconnected if V <sub>RTCcap</sub> is used).
V <sub>CC</sub>	Power Supply	<b>Power</b> : 3.0V, +20%, -10%
HSB	I/O	<b>Hardware Store Busy</b> : When low this output indicates a store is in progress. When pulled low external to the chip, it initiates a nonvolatile STORE operation. A weak pull up resistor keeps this pin high if not connected. (Connection Optional).
INT	Output	Interrupt Control: Can be programmed to respond to the clock alarm, the watchdog timer and the power monitor. Programmable to either active high (push/pull) or active low (open-drain)
V <sub>CAP</sub>	Power Supply	AutoStore Capacitor: Supplies power to nvSRAM during power loss to store data from SRAM to nonvolatile storage elements.
V <sub>SS</sub>	Power Supply	Ground.
NC	No Connect	Unlabeled Pins have no Internal Connections.

Note

1. For detailed package size specifications, see Package Diagram on page 23.



# **Absolute Maximum Ratings**

Voltage on Input Relative to Ground0.5V to 4.1V
Voltage on Input Relative to $V_{ss}$ 0.5V to ( $V_{CC}$ + 0.5V)
Voltage on DQ <sub>0-7</sub> or $\overline{\text{HSB}}$ 0.5V to (V <sub>CC</sub> + 0.5V)
Temperature under Bias –55°C to 125°C
Junction Temperature55°C to 140°C
Storage Temperature65°C to 150°C
Power Dissipation 1W
DC Output Current (1 output at a time, 1s duration) 15 mA

### **RF (SSOP-48) Package Thermal Characteristics**

 $\theta_{jc}$  6.2 C/W;  $\theta_{ja}$  51.1 [0 fpm], 44.7 [200 fpm], 41.8 C/W [500 fpm]

# **DC Characteristics** ( $V_{CC} = 2.7V-3.6V$ )

**Note** Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.



Cumhal	Devenueter	Comr	nercial	Indu	strial	11	Notos
Symbol	Parameter	Min	Max	Min	Max	Units	Notes
	Average V <sub>CC</sub> Current		65 50		70 55	mA mA	$t_{AVAV} = 25 \text{ ns}$ $t_{AVAV} = 45 \text{ ns}$ Dependent on output loading and cycle rate. Values obtained without output loads.
I <sub>CC2</sub>	Average V <sub>CC</sub> Current during STORE		3	" to	3	mA	All Inputs Don't Care, V <sub>CC</sub> = Max Average current for duration of STORE cycle (t <sub>STORE</sub> )
0	Average V <sub>CC</sub> Current at t <sub>AVAV</sub> = 200 ns 3V, 25°C, Typical		10		10	mA	$\label{eq:W} \begin{split} W &\geq (V_{CC}-0.2V) \\ \text{All Other Inputs Cycling at CMOS Levels} \\ \text{Dependent on output loading and cycle} \\ \text{rate. Values obtained without output loads.} \end{split}$
	Average V <sub>CAP</sub> Current during AutoStore Cycle		3		3	mA	All Inputs Don't Care Average current for duration of STORE cycle (t <sub>STORE</sub> )
I <sub>SB</sub>	V <sub>CC</sub> Standby Current (Standby, Stable CMOS Levels)		3		3	mA	$\begin{array}{l} E \geq (V_{CC} \text{ -0.2V}) \\ \text{All Others } V_{IN^{\leq}} 0.2V \text{ or } \geq (V_{CC} \text{ -0.2V}) \\ \text{Standby current level after nonvolatile} \\ \text{cycle complete} \end{array}$
I <sub>ILK</sub>	Input Leakage Current		±1		±1	μA	$V_{CC} = Max$ $V_{IN} = V_{SS}$ to $V_{CC}$
I <sub>OLK</sub>	Off-State Output Leakage Current		±1		±1	μA	$V_{CC} = Max$ $V_{IN} = V_{SS}$ to $V_{CC}$ , $\overline{E}$ or $\overline{G} \ge V_{IH}$
V <sub>IH</sub>	Input Logic "1" Voltage	2.0	$V_{CC} + 0.5$		$V_{CC} + 0.5$		All Inputs
V <sub>IL</sub>	Input Logic "0" Voltage	V <sub>SS</sub> - 0.5	0.8	V <sub>SS</sub> - 0.5	0.8	V	All Inputs
V <sub>OH</sub>	Output Logic "1" Voltage	2.4		2.4		V	$I_{OUT} = -2 \text{ mA}$
V <sub>OL</sub>	Output Logic "0" Voltage		0.4		0.4	V	I <sub>OUT</sub> = 4 mA
T <sub>A</sub>	Operating Temperature	0	70	-40	85	°C	
V <sub>CC</sub>	Operating Voltage	2.7	3.6	2.7	3.6	V	3.0V +20%, -10%
V <sub>CAP</sub>	Storage Capacitance	17	57	17	57	μF	Between $V_{CAP}$ pin and $V_{SS}$ , 5V rated.
NV <sub>C</sub>	Nonvolatile STORE Opera- tions	200		200		К	
DATA <sub>R</sub>	Data Retention	20		20		Years	At 55°C

#### Note

■ The HSB pin has I<sub>OUT</sub>=-10 µA for V<sub>OH</sub> of 2.4V, this parameter is characterized but not tested.

The INT is open-drain and does not source or sink high current when interrupt register bit D3 is low.



# **AC Test Conditions**


Input Pulse Levels	0V to 3V
Input Rise and Fall Times	≤5 ns
Input and Output Timing Refere	nce Levels 1.5V
Output Load	See Figure 2 and Figure 3

## Capacitance

Symbol	Parameter <sup>[2]</sup>	Мах	Units	Conditions
C <sub>IN</sub>	Input Capacitance	7	pF	$\Delta V = 0$ to $3V$
C <sub>OUT</sub>	Output Capacitance	7	pF	$\Delta V = 0$ to $3V$

Figure 3. AC Output Loading for Tristate Specifications


### Figure 2. AC Output Loading





# **RTC DC Characteristics**

Symbol Parameter Commercial		Industrial		Units	Notes		
Symbol		Min	Max	Min	Max	Units	NOICS
IBAK	RTC Backup Current	-	300	-	350	nA	From either VRTCcap or VRTCbat
VRTCbat	RTC Battery Pin Voltage	1.8	3.3	1.8	3.3	V	Typical = 3.0V during normal operation
VRTCcap	RTC Capacitor Pin Voltage	1.2	2.7	1.2	2.7	V	Typical = 2.4V during normal operation
t <sub>oscs</sub>	RTC Oscillator Time to Start	-	10	-	10	sec	At minimum temperature from power up or enable
		-	5	-	5	sec	At 25°C from power up or enable







# SRAM READ Cycles #1 and #2

No.		Symbols		Parameter	STK17	T88-25	STK17	Units	
INO.	#1	#2	Alt.	Falameter	Min	Max	Min	Max	Units
1		t <sub>ELQV</sub>	t <sub>ACS</sub>	Chip Enable Access Time		25		45	ns
2	t <sub>AVAV</sub> <sup>[3]</sup>	t <sub>ELEH</sub> <sup>[5]</sup>	t <sub>RC</sub>	Read Cycle Time	25		45		ns
	t <sub>AVQV</sub> [4]	t <sub>AVQV</sub> [6]	t <sub>AA</sub>	Address Access Time		25		45	ns
4		t <sub>GLQV</sub>	t <sub>OE</sub>	Output Enable to Data Valid		12	C	20	ns
5	t <sub>AXQX</sub> <sup>[4]</sup>	t <sub>AXQX</sub>	t <sub>OH</sub>	Output Hold after Address Change	3		3		ns
6		t <sub>ELQX</sub>	t <sub>LZ</sub>	Address Change or Chip Enable to Output Active	3	0	3		ns
7		t <sub>EHQZ</sub>	t <sub>HZ</sub>	Address Change or Chip Disable to Output Inactive		10		15	ns
8		t <sub>GLQX</sub>	t <sub>OLZ</sub>	Output Enable to Output Active	0		0		ns
9		t <sub>GHQZ</sub> <sup>[5]</sup>	t <sub>OHZ</sub>	Output Disable to Output Inactive	0	10		15	ns
10		t <sub>ELICCL</sub> <sup>[3]</sup>	t <sub>PA</sub>	Chip Enable to Power Active	0		0		ns
11		t <sub>EHICCH</sub> <sup>[3]</sup>	t <sub>PS</sub>	Chip Disable to Power Standby		25		45	ns

### Figure 5. SRAM READ Cycle #1: Address Controlled<sup>[3,4,6]</sup>



#### SRAM READ Cycle #2: $\overline{E}$ and $\overline{G}$ Controlled<sup>[6]</sup> Figure 6.




- Notes
  W must be high during SRAM READ cycles.
  Device is continuously selected with E and G both low
  Measured ± 200 mV from steady state output voltage.
  HSB must remain high during READ and WRITE cycles.



# SRAM WRITE Cycles #1 and #2

No.	Symbols			Parameter	STK17	T88-25	STK17	Units	
NO.	#1	#2	Alt.	Farameter	Min	Max	Min	Max	Units
12	t <sub>AVAV</sub>	t <sub>AVAV</sub>	t <sub>WC</sub>	Write Cycle Time	25		45		ns
13	t <sub>WLWH</sub>	t <sub>WLEH</sub>	t <sub>WP</sub>	Write Pulse Width	20		30		ns
14	t <sub>ELWH</sub>	t <sub>ELEH</sub>	t <sub>CW</sub>	Chip Enable to End of Write	20		30		ns
15	t <sub>DVWH</sub>	t <sub>DVEH</sub>	t <sub>DW</sub>	Data Setup to End of Write	10		15 <b>C</b>		ns
16	t <sub>WHDX</sub>	t <sub>EHDX</sub>	t <sub>DH</sub>	Data Hold after End of Write	0		0		ns
17	t <sub>AVWH</sub>	t <sub>AVEH</sub>	t <sub>AW</sub>	Address Setup to End of Write	20		30		ns
18	t <sub>AVWL</sub>	t <sub>AVEL</sub>	t <sub>AS</sub>	Address Setup to Start of Write	0	- 01	0		ns
19	t <sub>WHAX</sub>	t <sub>EHAX</sub>	t <sub>WR</sub>	Address Hold after End of Write	0		0		ns
20	t <sub>WLQZ</sub>		t <sub>WZ</sub>	Write Enable to Output Disable	6	10		15	ns
21	t <sub>WHQX</sub>		tow	Output Active after End of Write	3		3		ns

Figure 7. SRAM WRITE Cycle #1: W Controlled<sup>[7, 8]</sup>




Notes

If  $\overline{W}$  is low when  $\overline{E}$  goes low, the outputs remain in the high impedance state.  $\overline{E}$  or  $\overline{W}$  must be  $\geq V_{IH}$  during address transitions. 7. 8.



# AutoStore/Power Up RECALL

No.	Sym	nbols	Parameter		17T88	Units	Notes
NO.	Standard	Alternate			Max	Units	NOLES
22	t <sub>HRECALL</sub>		Power up RECALL Duration		40	ms	9
23	t <sub>STORE</sub>	t <sub>HLHZ</sub>	STORE Cycle Duration		12.5	ms	10, 11
24	V <sub>SWITCH</sub>		Low Voltage Trigger Level		2.65	V	
25	V <sub>CCRISE</sub>		V <sub>CC</sub> Rise Time	150		μS	S



Note Read and Write cycles are ignored during STORE, RECALL, and while  $V_{CC}$  is below  $V_{SWITCH}$ 

Notes

11. Industrial Grade devices require 15 ms maximum.

t<sub>HRECALL</sub> starts from the time V<sub>CC</sub> rises above V<sub>SWITCH</sub>
 If an SRAM WRITE has not taken place since the last nonvolatile cycle, no STORE will take place




# Software-Controlled STORE/RECALL Cycle

In the following table, the software controlled STORE and RECALL cycle parameters are listed. <sup>[12, 13]</sup>

No.	Symbols		Parameter	STK17T88-35		STK17T	88-45	Units	Notes
NO.	E Cont	Alternate	- Farameter	Min	Мах	Min	Max	Units	NOICES
26	t <sub>AVAV</sub>	t <sub>RC</sub>	STORE/RECALL Initiation Cycle Time	25		45		ns	13
27	t <sub>AVEL</sub>	t <sub>AS</sub>	Address Setup Time	0		0		ns	
28	t <sub>ELEH</sub>	t <sub>CW</sub>	Clock Pulse Width	20		30	20	ns	
29	t <sub>EHAX</sub>		Address Hold Time	1		1	2	ns	
30	t <sub>RECALL</sub>		RECALL Duration		100	Ċ	100	us	






Notes 12. The software sequence is clocked on the falling edge of  $\overline{E}$  controlled READs 13. The six consecutive addresses must be read in the order listed in the Mode Selection table. W must be high during all six consecutive cycles.




# Hardware STORE Cycle

No.	Sym	bols	Parameter	STK1	7 <b>T</b> 88	Units	Notes
NO.	Standard	Alternate	Falameter	Min			Notes
31	t <sub>DELAY</sub>	t <sub>HLQZ</sub>	Hardware STORE to SRAM Disabled	1	70	μS	14
32	t <sub>HLHX</sub>		Hardware STORE Pulse Width	15		ns	



# **Soft Sequence Commands**

No.	Symbol	Parameter	STK1	7T88	Units	Notes
NO.	Standard		Min	Мах		
33	t <sub>SS</sub>	Soft Sequence Processing Time		70	μS	15, 16



#### Notes

- 14. On a hardware STORE initiation, SRAM operation continues to be enabled for time t<sub>DELAY</sub> to allow read/write cycles to complete
   15. This is the amount of time that it takes to take action on a soft sequence command. Vcc power must remain high to effectively register command.
   16. Commands such as Store and Recall lock out I/O until operation is complete which further increases this time. See specific command



## **Mode Selection**

E	w	G	A <sub>14</sub> -A <sub>0</sub>	Mode	I/O	Power	Notes
Н	Х	Х	Х	Not Selected	Output High Z	Standby	
L	Н	L	Х	Read SRAM	Output Data	Active	
L	L	Х	Х	Write SRAM	Input Data	Active	
L	Н	L	0x0E38 0x31C7 0x03E0 0x3C1F 0x303F 0x0FC0	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile Store	Output Data Output Data Output Data Output Data Output Data Output High Z	Active	17,18,19
L	Н	L	0x0E38 0x31C7 0x03E0 0x3C1F 0x303F 0x0C63	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile Recall	Output Data Output Data Output Data Output Data Output Data Output High Z	Active	17,18,19

vot Da Jutput Dat. Output High.

#### Notes

17. The six consecutive addresses must be in the order listed.  $\overline{W}$  must be high during all six consecutive cycles to enable a nonvolatile cycle. 18. While there are 15 addresses on the STK17T88, only the lower 13 are used to control software modes. 19. I/O state depends on the state of  $\overline{G}$ . The I/O table assumes  $\overline{G}$  low.




### nvSRAM Operation

The STK17T88 nvSRAM is made up of two functional components paired in the same physical cell. These are the SRAM memory cell and a nonvolatile QuantumTrap cell. The SRAM memory cell operates similar to a standard fast static RAM. Data in the SRAM can be transferred to the nonvolatile cell (the STORE operation), or from the nonvolatile cell to SRAM (the RECALL operation). This unique architecture allows all cells to be stored and recalled in parallel. During the STORE and RECALL operations SRAM READ and WRITE operations are inhibited. The STK17T88 supports unlimited read and writes similar to a typical SRAM. In addition, it provides unlimited RECALL operations from the nonvolatile cells and up to 200K STORE operations.

#### SRAM READ

The STK17T88 performs a READ cycle whenever  $\overline{E}$  and  $\overline{G}$  are low while W and HSB are high. The address specified on pins A<sub>0-14</sub> determine which of the 32,768 data bytes are accessed. When the READ is initiated by an address transition, the outputs are valid after a delay of t<sub>AVQV</sub> (READ cycle #1). If the READ is initiated by  $\overline{E}$  and  $\overline{G}$ , the outputs are valid at t<sub>ELQV</sub> or at t<sub>GLQV</sub>, whichever is later (READ cycle #2). The data outputs repeatedly respond to address changes within the t<sub>AVQV</sub> access time without the need for transitions on any control input pins, and remain valid until another address change or until  $\overline{E}$  or  $\overline{G}$  is brought high, or W and HSB is brought low.

#### Figure 13. AutoStore Mode



#### SRAM WRITE

A WRITE cycle is performed whenever  $\overline{E}$  and  $\overline{W}$  are low and  $\overline{HSB}$  is high. The address inputs must be stable prior to entering the WRITE cycle and must remain stable until either  $\overline{E}$  or  $\overline{W}$  goes high at the end of the cycle. The data on the common I/O pins DQ0-7 are written into memory if it is valid t<sub>DVWH</sub> before the end of a  $\overline{W}$  controlled WRITE or t<sub>DVEH</sub> before the end of an  $\overline{E}$  controlled WRITE.

It is recommended that  $\overline{G}$  be kept high during the entire WRITE cycle to avoid data bus contention on common I/O lines. If  $\overline{G}$  is left low, internal circuitry turns off the output buffers  $t_{WLQZ}$  after  $\overline{W}$  goes low.

#### AutoStore Operation

The STK17T88 stores data to nvSRAM using one of three storage operations. These operations are Hardware Store (activated by HSB), Software Store (activated by an address sequence), and AutoStore (on power down).

AutoStore operation, a unique feature of Cypress QuanumTrap technology that is a standard feature on the STK17T88.

During normal operation, the device draws current from  $V_{CC}$  to charge a capacitor connected to the  $V_{CAP}$  pin. This stored charge is used by the chip to perform a single *STORE* operation. If the voltage on the  $V_{CC}$  pin drops below  $V_{SWITCH}$ , the part automatically disconnects the  $V_{CAP}$  pin from  $V_{CC}$ . A *STORE* operation is initiated with power provided by the  $V_{CAP}$  capacitor.

Figure 13 shows the proper connection of the storage capacitor ( $V_{CAP}$ ) for automatic store operation. Refer to the DC Characteristics ( $V_{CC} = 2.7V-8.6V$ ) table for the size of the capacitor. The voltage on the  $V_{CAP}$  pin is driven to 5V by a charge pump internal to the chip. A pull up should be placed on W to hold it inactive during power up.

To reduce unnecessary nonvolatile stores, AutoStore and Hardware Store operations are ignored unless at least one WRITE operation has taken place since the most recent *STORE* or *RECALL* cycle. Software initiated *STORE* cycles are performed regardless of whether a WRITE operation has taken place. The HSB signal can be monitored by the system to detect an AutoStore cycle is in progress.

### Hardware STORE (HSB) Operation

The STK17T88 provides the HSB pin to control and acknowledge the *STORE* operations. The HSB pin can be used to request a hardware *STORE* cycle. When the HSB pin is driven low, the STK17T88 conditionally initiates a *STORE* operation after t<sub>DELAY</sub>. An actual *STORE* cycle only begins if a *WRITE* to the <u>SRAM</u> took place since the last *STORE* or *RECALL* cycle. The HSB pin has a very resistive pull up and is internally driven low to indicate a busy condition while the *STORE* (initiated by any means) is in progress. This pin must be externally pulled up if it is used to drive other inputs.

<u>SRAM READ and WRITE operations that are in progress when</u> HSB is driven low by any means are given time to complete before the STORE operation is initiated. After HSB goes low, the STK17T88 continues to allow SRAM operations for t<sub>DELAY</sub>. During t<sub>DELAY</sub>, multiple SRAM R<u>EAD</u> operations may take place. If a WRITE is in progress when HSB is pulled low, it is allowed a time, t<sub>DELAY</sub>, to <u>complete</u>. However, any SRAM WRITE cycles requested after HSB goes low are inhibited until HSB returns high.

During any *STORE* operation, regardless of how it was initiated, the STK17T88 continues to drive the HSB pin low, releasing it only when the *STORE* is complete. Upon completion of the <u>STORE</u> operation, the STK17T88 remains disabled until the HSB pin returns high.

If HSB is not used, it should be left unconnected.

#### Hardware Recall (POWER UP)

During power up or after any low power condition ( $V_{CC}$ <br/> $V_{SWITCH}$ ), an internal RECALL request is latched. When  $V_{CC}$  again exceeds the sense voltage of  $V_{SWITCH}$ , a RECALL cycle is automatically initiated and takes t<sub>HRECALL</sub> to complete.



#### Software STORE

Data can be transferred from the SRAM to the nonvolatile memory by a software address sequence. The STK17T88 software *STORE* cycle is initiated by executing sequential  $\overline{E}$  controlled READ cycles from six specific address locations in exact order. During the *STORE* cycle, previous data is erased and the new data is programmed into the nonvolatile elements. When a *STORE* cycle is initiated, further memory inputs and outputs are disabled until the cycle is completed.

To initiate the software *STORE* cycle, the following READ sequence must be performed:

- 1. Read address 0x0E38, Valid READ
- 2. Read address 0x31C7, Valid READ
- 3. Read address 0x03E0, Valid READ
- 4. Read address 0x3C1F, Valid READ
- 5. Read address 0x303F, Valid READ
- 6. Read address 0x0FC0, Initiate STORE cycle

After the sixth address in the sequence is entered, the *STORE* cycle commences and the chip is disabled. It is important that READ cycles and not WRITE cycles be used in the sequence. After the  $t_{\text{STORE}}$  cycle time is fulfilled, the SRAM is again activated for READ and WRITE operation.

#### Software RECALL

Data can be transferred from the nonvolatile memory to the SRAM by a software address sequence. A software *RECALL* cycle is initiated with a sequence of READ operations in a manner similar to the software *STORE* initiation. To initiate the *RECALL* cycle, the following sequence of E controlled READ operations must be performed:

- 1. Read address 0x0E38, Valid READ
- 2. Read address 0x31C7, Valid READ
- 3. Read address 0x03E0, Valid READ
- 4. Read address 0x3C1F, Valid READ
- 5. Read address 0x303F, Valid READ
- 6. Read address 0x0C63, Initiate RECALL cycle

Internally, *RECALL* is a two-step procedure. First, the SRAM data is cleared, and second, the nonvolatile information is transferred into the SRAM cells. After the t<sub>RECALL</sub> cycle time, the SRAM is again ready for READ or WRITE operations. The *RECALL* operation in no way alters the data in the nonvolatile storage elements.

#### **Data Protection**

The STK17T88 protects data from corruption during low voltage conditions by inhibiting all externally initiated STORE and WRITE operations. The low voltage condition is detected when  $V_{CC}$ <br/>V\_SWITCH.

If the STK17T88 is in a WRITE mode (both  $\overline{E}$  and  $\overline{W}$  low) at power up, after a *RECALL*, or after a STORE, the WRITE is inhibited until a negative transition on  $\overline{E}$  or  $\overline{W}$  is detected. This protects against inadvertent writes during power up or brown out conditions.

#### **Noise Considerations**

The STK17T88 is a high speed memory and so must have a high frequency bypass capacitor of 0.1  $\mu F$  connected between both  $V_{CC}$  pins and  $V_{SS}$  ground plane with no plane break to chip  $V_{SS}$ . Use leads and traces that are as short as possible. As with all high speed CMOS ICs, careful routing of power, ground, and signals reduce circuit noise.

#### **Preventing AutoStore**

Because of the use of nvSRAM to store critical RTC data, the AutoStore function cannot be disabled on the STK17T88.

#### **Best Practices**

nvSRAM products have been used effectively for over 15 years. While ease-of-use is one of the product's main system values, experience gained working with hundreds of applications has resulted in the following suggestions as best practices:

- The nonvolatile cells in an nvSRAM are programmed on the test floor during final test and quality assurance. Incoming inspection routines at customer or contract manufacturer's sites sometimes reprograms these values. Final NV patterns are typically repeating patterns of AA, 55, 00, FF, A5, or 5A. The end product's firmware should not assume an NV array is in a set programmed state. Routines that check memory content values to determine first time system configuration, cold or warm boot status, and so on should always program a unique NV pattern (for example, complex 4-byte pattern of 46 E6 49 53 hex or more random bytes) as part of the final system manufacturing test to ensure these system routines work consistently.
- Power up boot firmware routines should rewrite the nvSRAM into the desired state (such as AutoStore enabled). While the nvSRAM is shipped in a preset state, best practice is to again rewrite the nvSRAM into the desired state as a safeguard against events that might flip the bit inadvertently (program bugs, incoming inspection routines, and so on).
- The OSCEN bit in the Calibration register at 0x7FF8 should be set to '1' to preserve battery life when the system is in storage (see Stopping and Starting the RTC Oscillator on page 15).
- The V<sub>CAP</sub> value specified in this data sheet includes a minimum and a maximum value size. Best practice is to meet this requirement and not exceed the maximum V<sub>CAP</sub> value because the nvSRAM internal algorithm calculates V<sub>CAP</sub> charge time based on this maximum Vcap value. Customers who want to use a larger V<sub>CAP</sub> value to make sure there is extra store charge and store time should discuss their V<sub>cap</sub> size selection with Cypress to understand any impact on the V<sub>CAP</sub>voltage level at the end of a t<sub>RECALL</sub> period.



# **Real Time Clock**

The clock registers maintain time up to 9,999 years in one-second increments. The user can set the time to any calendar time and the clock automatically keeps track of days of the week and month, leap years, and century transitions. There are eight registers dedicated to the clock functions which are used to set time with a write cycle and to read time during a read cycle. These registers contain the Time of Day in BCD format. Bits defined as '0' are currently not used and are reserved for future use by Cypress.

#### **Reading the Clock**

Halt internal updates to the real time clock registers before reading clock data to prevent reading of data in transition. Stopping the internal register updates does not affect clock accuracy.

Write a '1' to the read bit "R" (in the Flags register at 0x7FF0) to capture the current time in holding registers. Clock updates do not restart until a '0' is written to the read bit. The RTC registers can now be read while the internal clock continues to run.

Within 20 ms after a '0' is written to the read bit, all real time clock registers are simultaneously updated.

#### Setting the Clock

Set the write bit "W" (in the Flags register at 0x7FF0) to '1' to enable the time to be set. The correct day, date, and time can then be written into the real time clock registers in 24-hour BCD format. The time written is referred to as the "Base Time." This value is stored in nonvolatile registers and used in calculation of the current time. Reset the write bit to '0' to transfer the time to the actual clock counters, The clock starts counting at the new base time.

#### **Backup Power**

The RTC is intended to keep time even when system power is lost. When primary power,  $V_{CC}$ , drops below  $V_{SWITCH}$ , the real time clock switches to the backup power supply connected to either the  $V_{RTCcap}$  or  $V_{RTCbat}$  pin.

The clock oscillator uses a maximum of 300 nanoamps at 2V to maximize the backup time available from the backup source.

The user can power the real time clock with either a capacitor or a battery. Factors to be considered when choosing a backup power source include the expected duration of power outages and the cost and reliability trade-off of using a battery versus a capacitor.

When selecting a capacitor power source, connect the capacitor to the  $V_{\text{RTCcap}}$  pin and leave the  $V_{\text{RTCbat}}$  pin unconnected. Capacitor backup time values based on maximum current specifications are shown below. Nominal times are approximately three times longer.

Capacitor Value	Backup Time
0.1 F	72 hours
0.47 F	14 days
1.0 F	30 days

A capacitor has the obvious advantage of being more reliable and not containing hazardous materials. The capacitor is recharged every time the power is turned on so that the real time clock continues to have the same backup time over years of operation

When selecting a battery power source, connect the battery to the  $V_{\text{RTCbat}}$  pin and leave the  $V_{\text{RTCcap}}$  pin unconnected. A 3V lithium is recommended for this application. The battery capacity should be chosen for the total anticipated cumulative down-time required over the life of the system.

The real time clock is designed with a diode internally connected to the  $V_{\text{RTCbat}}$  pin. This prevents the battery from ever being charged by the circuit.

### Stopping and Starting the RTC Oscillator

The OSCEN bit in the Calibration register at 0x7FF8 enables RTC oscillator operation. This bit is nonvolatile and shipped to customers in the "enabled" state (set to '0'). OSCEN should be set to '1' to preserve battery life while the system is in storage. This turns off the oscillator circuit extending the battery life. If the OSCEN bit goes from disabled to enabled, it typically takes 5 seconds (10 seconds maximum) for the oscillator to start.

The STK17788 has the ability to detect oscillator failure due to loss of backup power. The failure is recorded by the OSCF (Oscillator Failed bit) of the Flags register (at address 0x7FF0). When the device is powered on ( $V_{CC}$  goes above  $V_{SWITCH}$ ) the OSCEN bit is checked for "enabled" status. If the OSCEN bit is enabled and the oscillator is not active within 5 ms, the OSCF bit is set. Check for this condition and then write a '0' to clear the flag. When the OSCF flag bit, the real time clock registers are reset to the "Base Time" (see the section Setting the Clock on page 15, the value last written to the real time clock registers.

The value of OSCF should be reset to '0' when the real time clock registers are written for the first time. This initializes the state of this bit because it may have become set when the system was first powered on.

To reset OSCF, set the write bit "W" (in the Flags register at 0x7FF0) to '1' to enable writes to the Flags register. Write '0' to the OSCF bit and then reset the write bit to '0' to disable writes.

### **Calibrating The Clock**

The RTC is driven by a quartz controlled oscillator with a nominal frequency of 32.768 kHz. Clock accuracy depends on the quality of the crystal specified (usually 35 ppm at  $25^{\circ}$ C). This error can equate to 1.53 minutes gain or loss per month. The STK17T88 employs a calibration circuit that can improve the accuracy to +1/-2 ppm at  $25^{\circ}$ C. The calibration circuit adds or subtracts counts from the oscillator divider circuit.

The number of time pulses added or subtracted depends upon the value loaded into the five calibration bits found in Calibration register (at 0x7FF8). Adding counts speeds the clock up; subtracting counts slows the clock down. The calibration bits occupy the five lower order bits of the register. These bits can be set to represent any value between 0 and 31 in binary form. Bit D5 is a Sign bit, where a '1' indicates positive calibration and a '0' indicates negative calibration. Calibration occurs during a 64 minute period. The first 62 minutes in the cycle may, once per minute, have one second either shortened by 128 or lengthened by 256 oscillator cycles.



If a binary '1' is loaded into the register, only the first 2 minutes of the 64 minute cycle is modified; if a binary '6' is loaded, the first 12 are affected, and so on. Therefore each calibration step has the effect of adding 512 or subtracting 256 oscillator cycles for every 125,829,120 actual oscillator cycles. That is +4.068 or -2.034 ppm of adjustment per calibration step in the Calibration register.

The Calibration register value is determined during system test by setting the CAL bit in the Flags register (at 0x7FF0) to '1'. This causes the INT pin to toggle at a nominal 512 Hz. This frequency is measured with a frequency counter. Any deviation measured from the 512 Hz indicates the degree and direction of the required correction. For example, a reading of 512.01024 Hz indicates a +20 ppm error, requiring a -10 (001010) to be loaded into the Calibration register. Note that setting or changing the calibration register does not affect the frequency test output frequency.

To set or clear CAL, set the write bit "W" (in the Flags register at 0x7FF0) to a '1' to enable writes to the Flags register. Write a value to CAL and then reset the write bit to '0' to disable writes.

The default Calibration register value from the factory is 00h. The user calibration value loaded is retained during a power loss.

#### Alarm

The alarm function compares a user-programmed alarm time/date (stored in registers 0x7FF1-5) with the real time clock time-of-day/date values. When a match occurs, the alarm flag (AF) is set and an interrupt is generated if the alarm interrupt is enabled. The alarm flag is automatically reset when the Flags register is read.

Each of the alarm registers has a match bit as its MSB. Setting the match bit to a '1' disables this alarm register from the alarm comparison. When the match bit is '0', the alarm register is compared with the equivalent real time clock register. Using the match bits, an alarm can occur as specifically as one particular second on one day of the month or as frequently as once per minute.

**Note** The product requires the match bit for seconds (0x7FF2, bit D7) be set to '0' for proper operation of the Alarm Flag and Interrupt.

The alarm value should be initialized on power up by software because the alarm registers are not nonvolatile.

To set or clear the Alarm registers, set the write bit "W" (in the Flags register at 0x7FF0) to '1' to enable writes to the Alarm registers. Write an alarmvalue to the alarm registers and then reset the write bit to '0' to disable writes.

#### Watchdog Timer

The watchdog timer is designed to interrupt or reset the processor should its program get hung in a loop and not respond in a timely manner. The software must reload the watchdog timer before it counts down to zero to prevent this interrupt or reset.

The watchdog timer is a free-running-down counter that uses the 32 Hz clock (31.25 ms) derived from the crystal oscillator. The

watchdog timer function does not operate unless the oscillator is running.

The watchdog counter is loaded with a starting value from the load register and then counts down to zero, setting the watchdog flag (WDF) and generating an interrupt if the watchdog interrupt is enabled. The watchdog flag bit is reset when the Flags register is read. The operating software normally reloads the counter by setting the watchdog strobe bit (WDS) to '1' within the timing interval programmed into the load register.

To use the watchdog timer to reset the processor on timeout, the INT is tied to processor master reset and Interrupt register is programmed to 24h to enable interrupts to pulse the reset pin on timeout.

To load the watchdog timer, set a new value into the load register by writing a '0' to the watchdog write bit (WDW) of the watchdog register (at 0x7FF7). Then load a new value into the load register. After the new value is loaded, the watchdog write bit is then set to '1' to disable watchdog writes. The watchdog strobe bit (WDS) is set to '1' to load this value into the watchdog timer. Note that setting the load register to zero disables the watchdog timer function.

The system software should initialize the watchdog load register on power up to the desired value because the register is not nonvolatile.

### **Power Monitor**

The STK17T88 provides a power monitor function. The power monitor is based on an internal band-gap reference circuit that compares the  $V_{CC}$  voltage to  $V_{SWITCH}$ .

When the power supply drops below  $V_{SWITCH}$ , the real time clock circuit is switched to the backup supply (battery or capacitor).

When operating from the backup source, no data may be read or written and the clock functions are not available to the user. The clock continues to operate in the background. Updated clock data is available  $t_{HRECALL}$  delay after  $V_{CC}$  is restored to the device.

When the power is lost, the PF flag in the Flags register is set to indicate the power failure and an interrupt is generated if the power fail interrupt is enabled (Interrupt register=20h). The INT line is normally tied to the processor master reset input to perform power-off reset.


#### Interrupts

The STK17T88 has a Flags register, Interrupt register, and interrupt logic that can interrupt the microcontroller or general a power up master reset signal. There are three potential interrupt sources: the watchdog timer, the power monitor, and the clock alarm. Each can be individually enabled to drive the INT pin by setting the appropriate bit in the Interrupt register. In addition, each has an associated flag bit in the Flags register that the host processor can read to determine the interrupt source. Two bits in the interrupt register determine the operation of the INT pin driver.

Figure 14 is a functional diagram of the interrupt logic.



Figure 14. Interrupt Block Diagram



#### **Interrupt Register**

Watchdog Interrupt Enable (WIE). When set to '1', the watchdog timer drives the INT pin when a watchdog time-out occurs. When WIE is set to '0', the watchdog time-out only sets the WDF flag bit.

Alarm Interrupt Enable (AIE). When set to '1', the INT pin is driven when an alarm match occurs. When set to '0', the alarm match only sets the AF flag bit.

Power Fail Interrupt Enable (PFE). When set to '1', the INT pin is driven by a power fail signal from the power monitor. When set to '0', only the PF flag is set.

High/Low (H/L). When set to '1', the INT pin is active high and the driver mode is push-pull. The INT pin can drive high only when  $V_{CC}>V_{SWITCH}$ . When set to '0', the INT pin is active low and the drive mode is open-drain. The active low (open drain) output is maintained even when power is lost.

Pulse/Level (P/L). When set to '1', the INT pin is driven for approximately 200 ms when the interrupt occurs. The pulse is reset when the Flags register is read. When P/L is set to '0', the INT pin is driven high or low (determined by H/L) until the Flags register is read.

The Interrupt register is loaded with the default value 00h at the factory. Configure the Interrupt register to the desired value for the desired mode of operation. Once configured, the value is retained during power failures.

### Flags Register

The Flags register has three flag bits: WDF, AF, and PF. These flags are set by the watchdog time-out, alarm match, or power fail monitor respectively. The processor can either poll this register or enable the interrupts to be informed when a flag is set. The flags are automatically reset when the register is read.

The Flags register is automatically loaded with the value 00h on power up (with the exception of the OSCF bit).



# **RTC Register Map**

Pagiatar			B	CD Forma	at Data				Function/Range
Register	D7	D6	D5	D4	D3	D2	D1	D0	Function/hange
0x7FFF		10s Ye	ars	Years					Years: 00-99
0x7FFE	0	0	0	10s Months		Mor	nths		Months: 01-12
0x7FFD	0	0	10s Day	of Month		Day of	Month		Day of Month: 01-31
0x7FFC	0	0	0	0	0	Da	ay of We	ek	Day of week: 01-07
0x7FFB	0	0 10s Hours			Hours Hours			Hours: 00-23	
0x7FFA	0	10s Minutes			es Minutes			Minutes: 00-59	
0x7FF9	0	10	)s Secon	ds		Seco	onds		Seconds: 00-59
0x7FF8	OSCEN [0]	0	Cal Sign		Calib	oration [000	[000	~	Calibration values <sup>[20]</sup>
0x7FF7	WDS	WDW			W	DT		$\overline{\mathbf{v}}$	Watchdog <sup>[20]</sup>
0x7FF6	WIE[0]	AIE[0]	PFE[0]	0	H/L [1]	P/L [0]	0	<b>N</b> 0	Interrupts <sup>[20]</sup>
0x7FF5	М	0	10s Ala	arm Date		Alarm	ı Day		Alarm, Day of Month: 01-31
0x7FF4	М	0	10s Ala	rm Hours		Alarm	Hours		Alarm, hours: 00-23
0x7FF3	М	10 A	larm Min	iutes		Alarm N	Ainutes		Alarm, minutes: 00-59
0x7FF2	М	10 A	larm Sec	onds		Alarm S	econds		Alarm, seconds: 00-59
0x7FF1		10s Cent	uries			Cent	uries		Centuries: 00-99
0x7FF0	WDF	AF	PF	OSCF	0	CAL[0]	W[0]	R[0]	Flags <sup>[20]</sup>

0 - Not implemented, reserved for future use.

Default Settings of nonvolatile Calibration and Interrupt registers from factory.

Calibration Register=00h.

Interrupt Register=00h.

Configure the desired value at startup or during operation; the value is then retained during a power failure.

[] designates values shipped from the factory. See Stopping and Starting the RTC Oscillator on page 15.



# **Register Map Detail**

0				Real Time C	lock – Years	S				
0x7FFF	D7	D6	D5	D4	D3	D2	D1	D0		
		10s	Years			,	Years			
			BCD digits of s of years. Ead							
0x7FFE	Real Time Clock – Months									
UNTIL	D7	D6	D5	D4	D3	D2	D1	D0		
	0	0	0	10s Month			Nonths S			
	Contains the nibble (one	e BCD digits bit) contains	of the month. L the upper digit	and operates	s from 0 to 1.	The range	d operates from for the register	n 0 to 9; upper is 1 to 12.		
0x7FFD			T		Clock – Date					
	D7	D6	D5	D4	D3	D2	D1	D0		
	0	0	10s Day o				of month			
	0 to 9; uppe	r nibble cont	for the date of ains the upper ically adjusted	digit and oper						
0x7FFC				Real Time	Clock – Day					
UX/FFC	D7	D6	D5	D4	D3	D2	D1	D0		
	0	0	0	0 V	0		Day of weel	K		
	counts from		value that cor returns to 1. T							
0x7FFB			20	Real Time C	lock – Hours	s				
UXTER	D7	D6	D5	D4	D3	D2	D1	D0		
	0	0	10s H	ours			Hours			
			of hours in 24 h bits) contains							
0x7FFA		~O`		Real Time Cl	ock – Minute	es				
UXIFFA	D7	D6	D5	D4	D3	<b>D</b> 2	D1			
	0				5	D2		D0		
			10s Minutes		23		linutes	D0		
	Contains th	e BCD value ains the uppe	10s Minutes of minutes. Lo er minutes digit	wer nibble co and operates	intains the low	N wer digit and	linutes d operates fron	n 0 to 9; upper		
0v7EE9	Contains the nibble contains	e BCD value ains the uppe	of minutes. Lo er minutes digit	wer nibble co and operates Real Time Clo	ntains the lov from 0 to 5.	N wer digit and The range	linutes d operates fron	n 0 to 9; upper		
0x7FF9	Contains the nibble contains	e BCD value ains the uppe D6	of minutes. Lo er minutes digit	and operates	ntains the lov from 0 to 5.	N wer digit and The range	linutes d operates fron	n 0 to 9; upper		
	Contains the nibble conta	ains the uppe	of minutes. Lo er minutes digit F	and operates Real Time Clo	ntains the low from 0 to 5.	Wer digit and The range ds D2	linutes d operates fron for the register	n 0 to 9; upper is 0 to 59.		
	Contains the nibble contains D7 0 Contains the	<b>D6</b> BCD value	of minutes. Lo er minutes digit F D5	and operates Real Time Clo D4	ntains the lov from 0 to 5. <b>ock – Secon</b> <b>D3</b> ontains the lov to 5. The rang	M wer digit and The range ds D2 So wer digit and	linutes d operates fron for the register D1 econds d operates fron	n 0 to 9; upper is 0 to 59. D0 n 0 to 9; upper		
0x7FF9	D7 0 Contains the nibble contains the nibble contains	ains the uppe D6 e BCD value ains the uppe	of minutes. Lo er minutes digit <b>D5</b> 10s Seconds of seconds. Lo er digit and ope	and operates Real Time Clo D4 ower nibble co rates from 0 t Calib	ntains the lov from 0 to 5. DCk – Secon D3 ontains the lov o 5. The rang ration	M wer digit and The range of ds D2 So wer digit and ge for the re	linutes d operates fron for the register <b>D1</b> econds d operates fron gister is 0 to 50	n 0 to 9; upper is 0 to 59. <b>D0</b> n 0 to 9; upper 9.		
	Contains the nibble contains D7 0 Contains the nibble contains D7	<b>D6</b> BCD value	of minutes. Lo er minutes digit <b>D5</b> 10s Seconds of seconds. Lo er digit and ope	and operates Real Time Clo D4	ntains the lov from 0 to 5. <b>ock – Secon</b> <b>D3</b> ontains the lov to 5. The rang	Wer digit and The range ds D2 So wer digit and ge for the re D2	linutes d operates fron for the register <b>D1</b> econds d operates fron egister is 0 to 55 <b>D1</b>	n 0 to 9; upper is 0 to 59. <b>D0</b> n 0 to 9; upper		
0x7FF9 0x7FF8	Contains the nibble contains 0 Contains the nibble contains D7 OSCEN	ains the uppe D6 e BCD value ains the uppe D6 0	of minutes. Lo er minutes digit <b>D5</b> 10s Seconds of seconds. Lo er digit and ope <b>D5</b> Calibration Sign	and operates Real Time Clo D4 ower nibble co rates from 0 t Calib D4	ntains the lov from 0 to 5. DCk – Secon D3 ontains the lov to 5. The rang ration D3	Wer digit and The range of ds D2 So wer digit and ge for the re D2 Calibratio	linutes d operates from for the register <b>D1</b> econds d operates from egister is 0 to 55 <b>D1</b>	n 0 to 9; upper is 0 to 59. D0 n 0 to 9; upper 9. D0		
0x7FF9 0x7FF8 OSCEN	Contains the nibble contains 0 Contains the nibble contains D7 OSCEN Oscillator E Disabling the	ains the uppe D6 e BCD value ains the uppe D6 0 inable. When e oscillator s	of minutes. Lo er minutes digit <b>D5</b> 10s Seconds of seconds. Lo er digit and ope <b>D5</b> Calibration Sign n set to '1', the saves battery/c	and operates Real Time Clo D4 ower nibble co rates from 0 t Calib D4 e oscillator is apacitor power	ntains the low from 0 to 5. D3 ontains the low o 5. The rang ration D3 disabled. W er during stor	Mer digit and The range of ds D2 So wer digit and ge for the re D2 Calibration hen set to age.	linutes d operates from for the register D1 econds d operates from gister is 0 to 55 D1 on '0', the oscillat	n 0 to 9; upper is 0 to 59. D0 n 0 to 9; upper 9. D0 or is enabled.		
0x7FF9 0x7FF8	Contains the nibble contains D7 0 Contains the nibble contains D7 OSCEN OSCEN Oscillator E Disabling the Determines	D6 BCD value ains the upper D6 0 inable. When if the calibra	of minutes. Lo er minutes digit <b>D5</b> 10s Seconds of seconds. Lo er digit and ope <b>D5</b> Calibration Sign n set to '1', the	and operates Real Time Clo D4 ower nibble co rates from 0 t Calib D4 e oscillator is apacitor power t is applied as	ntains the low from 0 to 5. D3 ontains the low o 5. The rang ration D3 disabled. W er during stor	Mer digit and The range of ds D2 So wer digit and ge for the re D2 Calibration hen set to age.	linutes d operates from for the register D1 econds d operates from gister is 0 to 55 D1 on '0', the oscillat	n 0 to 9; upper is 0 to 59. D0 n 0 to 9; upper 9. D0 or is enabled.		



# Register Map Detail (continued)

				Watchd	log Timer						
0x7FF7	D7	D6	D5	D4	D3	D2	D1	D0			
	WDS	WDW			١	VDT					
WDS	Watchdog Strobe. Setting this bit to '1' reloads and restarts the watchdog timer. The bit is cleared automat-										
	ically when the watchdog timer is reset. The WDS bit is write only. Reading it always return Watchdog Write Enable. Set this bit to '1' to disable writing of the watchdog time-out value (N										
WDW	This allows	vrite Enable.	Set this bit to watchdog wit	1° to disable v thout disturbin	writing of the	watchdog tim out value. Set	ie-out value ( ting this bit to	wD15-wD10 0 '0' allows bit			
	5-0 to be wr				.g						
WDT			ction. The wat								
	of '1') to 2 s	a muilipiier o econds (setti	f the 32 Hz co ng of 3Fh). Se	tting the watc	hdog timer n	e or lime-oul v eaister to '0' d	isables the tir	o ms (a seur ner. These bi			
	can be writt	en only if the	WDW bit was	cleared to '0	' on a previo	us cycle.					
0x7FF6				Inte	errupt	- 01-					
0,7110	D7	D6	D5	D4	D3	D2	D1	D0			
	WIE	AIE	PFIE	ABE	H/L	P/L	0	0			
WIE			ble. When set t F flag. When s								
AIE			When set to '1'			-		-			
			nly sets the AF		aton unvest			nag. when s			
PFIE		Power-Fail Enable. When set to '1', a power failure drives the INT pin and sets the PF flag. When set to '0'									
		ure only sets	•	<u> </u>	*						
0		or Future Use		$\overline{\lambda}$							
H/L	High/Low. V active low.	High/Low. When set to a '1', the INT pin is driven active high. When set to '0', the INT pin is open drain active low									
P/L	Pulse/Level	Pulse/Level. When set to a '1', the INT pin is driven active (determined by H/L) by an interrupt source for									
	approximate	ely 200 ms. V	Vhen set to '0',	the INT pin is	driven to ar	active level (a	as set by H/L)	until the Flad			
	register is re	eau.		Alorn	n – Day						
0x7FF5								unui ine ria			
	D7	D6	D5			D2	D1				
	D7	D6	D5	D4	D3	D2	D1	D0			
	М	0	10s Alar	D4 m Date	D3	Alar	m Date	D0			
 	M Contains the	0 e alarm value	10s Alar e for the date of	D4 m Date of the month a	D3 and the mas	Alar k bit to select	m Date or deselect th	D0 ne date value			
M	M Contains the Match. Setti	0 e alarm value ing this bit to '	10s Alar	D4 m Date of the month a date value to b	D3 and the mas	Alar k bit to select	m Date or deselect th	D0 ne date value			
	M Contains the Match. Setti	0 e alarm value ing this bit to '	10s Alar e for the date o 0' causes the o	D4 m Date of the month a date value to b ue.	D3 and the mas	Alar k bit to select	m Date or deselect th	D0 ne date value			
	M Contains the Match. Setti	0 e alarm value ing this bit to '	10s Alar e for the date o 0' causes the o	D4 m Date of the month a date value to b ue.	D3 and the mask	Alar k bit to select	m Date or deselect th	D0 ne date value			
	M Contains the Match. Setti the match c	0 e alarm value ing this bit to ircuit to ignor	10s Alar e for the date o 0' causes the o re the date val	D4 m Date of the month a date value to b ue. Alarm D4	D3 and the mas be used in the - Hours	Alar	m Date or deselect th . Setting this	D0 ne date value bit to '1' cause			
M 0x7FF4	M Contains the Match. Setti the match c D7 M	0 e alarm value ing this bit to ' ircuit to ignor D6 0	10s Alar e for the date o 0' causes the o re the date val	D4 m Date of the month a date value to b ue. Alarm D4 m Hours	D3 and the mas be used in the - Hours D3	Alar	m Date or deselect th . Setting this D1 n Hours	D0 ne date value. bit to '1' cause D0			
	M Contains the Match. Setti the match c D7 M Contains the Match. Setti	0 e alarm value ing this bit to ' ircuit to ignor D6 0 e alarm value ing this bit to	10s Alar e for the date of o' causes the of re the date val <b>D5</b> 10s Alarr e for the hours o '0' causes th	D4 m Date of the month a date value to b ue. Alarm D4 m Hours and the mas e hours value	D3 and the mask be used in the - Hours D3 k bit to select	Alar	m Date or deselect th . Setting this I D1 n Hours the hours value	D0 ne date value bit to '1' cause D0 ue.			
0x7FF4 M	M Contains the Match. Setti the match c D7 M Contains the Match. Setti	0 e alarm value ing this bit to ' ircuit to ignor D6 0 e alarm value ing this bit to	10s Alar e for the date of 0' causes the of re the date val <b>D5</b> 10s Alarn e for the hours	D4 m Date of the month a date value to b ue. Alarm D4 m Hours and the mas e hours value.	D3 and the mask be used in the - Hours D3 k bit to select a to be used	Alar	m Date or deselect th . Setting this I D1 n Hours the hours value	D0 ne date value bit to '1' cause D0 ue.			
0x7FF4 M	M Contains the Match. Setti the match c D7 M Contains the Match. Setti	0 e alarm value ing this bit to ' ircuit to ignor D6 0 e alarm value ing this bit to	10s Alar e for the date of o' causes the of re the date val <b>D5</b> 10s Alarr e for the hours o '0' causes th	D4 m Date of the month a date value to b ue. Alarm D4 m Hours and the mas e hours value.	D3 and the mask be used in the - Hours D3 k bit to select	Alar	m Date or deselect th . Setting this I D1 n Hours the hours value	D0 ne date value bit to '1' cause D0 ue.			
0x7FF4 M	M Contains the Match. Setti the match c D7 M Contains the Match. Setti causes the	0 e alarm value ing this bit to irrcuit to ignor D6 0 e alarm value ing this bit to match circuit D6	10s Alar e for the date of o' causes the of re the date val D5 10s Alarr e for the hours o '0' causes the to ignore the	D4 m Date of the month a date value to b ue. Alarm D4 m Hours and the mas e hours value. hours value. Alarm - D4	D3 and the mask be used in the - Hours D3 k bit to select to be used - Minutes	Alar Alar bit to select e alarm match D2 Alarr Alarr it or deselect in the alarm	m Date or deselect th . Setting this I D1 n Hours the hours valu match. Settir	D0 ne date value bit to '1' cause D0 ue. ng this bit to '			
0x7FF4	M Contains the Match. Setti the match c D7 M Contains the Match. Sett causes the D7 M	0 e alarm value ing this bit to ircuit to ignor D6 0 e alarm value ing this bit to match circuit D6 10	10s Alar e for the date of 0' causes the of re the date val D5 10s Alarr e for the hours o '0' causes th to ignore the D5	D4 m Date of the month a date value to b ue. Alarm D4 m Hours and the mas e hours value. Alarm - D4 es	D3 and the mask be used in the - Hours D3 k bit to select to be used - Minutes D3	Alar Alar Alar Alar D2 Alarr in the alarm D2 Alarr Alarr Alarr	m Date or deselect th . Setting this I D1 n Hours the hours value match. Settir D1 Minutes	D0 ne date value bit to '1' cause D0 ue. ng this bit to ' D0			
<b>0x7FF4</b> M	M Contains the Match. Setti the match c D7 M Contains the Match. Setti causes the D7 M Contains the	0 e alarm value ing this bit to incuit to ignor D6 0 e alarm value ing this bit to match circuit D6 10 e alarm value	10s Alar e for the date of o' causes the of re the date val D5 10s Alarr e for the hours o '0' causes th to ignore the D5 s Alarm Minut	D4 m Date of the month a date value to b ue. Alarm D4 m Hours and the mas e hours value. Alarm - D4 es es and the ma	D3 and the mask be used in the - Hours D3 k bit to select to be used - Minutes D3 ask bit to select	Alar Alar Alar Alar D2 Alarr in the alarm D2 Alarr Alarr ct or deselect Alarr Alarr D2	m Date or deselect th . Setting this I D1 n Hours the hours value match. Settir D1 Minutes ct the minutes	D0 ne date value bit to '1' cause D0 ue. ng this bit to D0 s value.			




# Register Map Detail (continued)

		Alarm – Seconds									
0x7FF2	D7	D6	D5	D4	D3	D2	D1	D0			
	М	10	s Alarm Secor	nds		Alarm	n Seconds				
	Contains the alarm value for the seconds and the mask bit to select or deselect the seconds'										
М	Match. Setting this bit to '0' causes the seconds' value to be used in the alarm match. Setting causes the match circuit to ignore the seconds value.										
	Real Time Clock – Centuries										
0x7FF1			10s Centuries	;			Centuries				
	Contains the nibble conta centuries.	e BCD value ains the uppe	of centuries. L er centuries di	ower nibble c git and opera	ontains the l tes from 0 t	ower digit and o 9. The ran	d operates fron ge for the regi	n 0 to 9; upp ster is 0 to			
				Fla	ags	0.	2				
0x7FF0	D7	D6	D5	D4	D3	D2	D1	D0			
	WDF	AF	PF	OSCF	0	CAL	W	R			
WDF	Watchdog T being reset	imer Flag. Th by the user.	his read only bi It is cleared to	t is set to '1' w '0' when the	/hen the wat Flags regist	chdog timer i er is read or o	s allowed to re	ach '0' witho			
AF	Alarm Flag. registers wit	This read or th the match	nly bit is set to bits equal to '(	) '1' when the )'. It is cleared	time and d d when the F	ate match the lags register	e values store is read or on p	d in the Ala bower up.			
PF	Power Fail F is cleared to	lag. This rea '0' when the	ad only bit is se Flags registe	et to '1' when r is read or or	power falls power up.	below the pov	wer-fail thresho	old V <sub>SWITCH</sub>			
OSCF	of operation	. This indicat	es that the RT	r up only if the C backup pov	e oscillator is ver failed an	enabled and d the clock v	d not running ir alue is no longe	n the first 5 r er valid. Res			
	<ul> <li>this bit to '0' to clear this condition.</li> <li>Calibration Mode. When set to '1', a 512 Hz square wave is output on the INT pin. When set to '0', the INT pin resumes normal operation. This bit defaults to '0' (disabled) on power up.</li> </ul>										
CAL	Calibration I	Mode. When s normal ope	ration. This bit	defaults to '0	' (disabled)	on power up.		t to '0', the IN			
CAL W	Calibration I pin resumes Write Time. RTC registe to '0' disable	s normal ope Setting the ers, Alarm reg es writes to th	ration. This bit W bit to '1' free gisters, Calibra e registers and	defaults to '0 ezes updates tion register, l causes the c	' (disabled) of the RTC Interrupt reg ontents of th	on power up. registers. Th jister, and Fla e real time clo	ne user can the Igs register. Se ock registers to ed). The bit de	en write to tl etting the W be transferre			



# **Commercial and Industrial Ordering Information**

# STK17T88 - R F 45 I TR




# **Ordering Codes**

These parts are not recommended for new designs.



# Package Diagram







### Document History Page

	Document Title: STK17T88 32K x 8 AutoStore nvSRAM with Real-Time Clock Document Number: 001- 52040									
Rev.	ECN No.	Orig. of Change	Submission Date	Description of change						
**	2668660	GVCH/PYRS	03/04/2009	New data sheet						
*A	2675319	GVCH	03/17/2009	Corrected typo on page 1 in 'Description' section: changed 256KB to 256Kb.						
*В	2793420	GVCH/AESA	10/27/09	Figure 1: Updated pin 43 from A6 to A8. Updated t <sub>RECALL</sub> unit from ms to us						
*C	2814390	GVCH	11/25/2009	Added note in the Ordering Information section mentioning that these parts are not recommended for new designs Added "Not recommended for new designs" watermark in the PDF						

## Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Worldwide Sales and De Cypress maintains a worldwid closest to you, visit us at cyp	e network of offices, solution centers, manufacturer's representatives, and dis	tributors. To find the office
Products	7	
PSoC	psoc.cypress.com	
Clocks & Buffers	clocks.cypress.com	
Wireless	wireless.cypress.com	
Memories	memory.cypress.com	
Image Sensors	econne a second	

© Cypress Semiconductor Corporation, 2009. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

#### Document Number: 001-52040 Rev. \*C

#### Revised November 25, 2009

Page 24 of 24

All products and company names mentioned in this document may be the trademarks of their respective holders