16-bit Proprietary Microcontroller

CMOS

F²MC-16LX MB90350 Series

MB90F351(S), MB90F352(S), MB90F351A(S), MB90F351TA(S), MB90F352A(S), MB90F352TA(S), MB90F356A(S), MB90F356TA(S), MB90F357A(S), MB90F357TA(S), MB90351A(S), MB90352A(S), MB90352TA(S), MB90356A(S), MB90356TA(S), MB90357A(S), MB90357TA(S), MB90V340A-101/102/103/104

DESCRIPTION

The MB90350-series with 1 channel FULL-CAN* interface and Flash ROM is especially designed for automotive and industrial applications. Its main feature is the on-board CAN interface, which conforms to V2.0 Part A and Part B, while supporting a very flexible message buffer scheme and so offering more functions than a normal full CAN approach. With the new 0.35 μ m CMOS technology, Fujitsu now offers on-chip Flash-ROM program memory up to 128 Kbytes.


The power supply (3 V) is supplied to the internal MCU core from an internal regulator circuit. This creates a major advantage in terms of EMI and power consumption.

The internal PLL clock frequency multiplier provides an internal 42 ns instruction execution time from an external 4 MHz clock. Also, the clock monitor function can monitor main clock and sub clock independently.

As the peripheral resources, the unit features a 4-channel Output Compare Unit, 6-channel Input Capture Unit, 2 separate 16-bit freerun timers, 2-channel UART and 15-channel 8/10-bit A/D converter.

* : Controller Area Network (CAN) - License of Robert Bosch GmbH

Note : F²MC stands for FUJITSU Flexible Microcontroller, a registered trademark of FUJITSU LIMITED.



■ FEATURES

- Clock
 - Built-in PLL clock frequency multiplication circuit
 - Selection of machine clocks (PLL clocks) is allowed among frequency division by two on oscillation clock, and multiplication of 1 to 6 times of oscillation clock (for 4 MHz oscillation clock, 4 MHz to 24 MHz).
 - Operation by sub clock (up to 50 kHz : 100 kHz oscillation clock divided by two) is allowed. (devices without S-suffix only)
 - Minimum execution time of instruction : 42 ns (when operating with 4-MHz oscillation clock, and 6-time multiplied PLL clock).
 - Built-in clock modulation circuit
- 16 Mbytes CPU memory space
 - 24-bit internal addressing
- Clock monitor function (MB90x356x and MB90x357x only)
 - · Main clock or sub clock is monitored independently.
 - Internal CR oscillation clock (100 kHz typical) can be used as sub clock.

• Instruction system best suited to controller

- Wide choice of data types (bit, byte, word, and long word)
- Wide choice of addressing modes (23 types)
- Enhanced multiply-divide instructions with sign and RETI instructions
- · Enhanced high-precision computing with 32-bit accumulator
- Instruction system compatible with high-level language (C language) and multitask
 - Employing system stack pointer
 - · Enhanced various pointer indirect instructions
 - Barrel shift instructions

• Increased processing speed

- 4-byte instruction queue
- Powerful interrupt function
 - · Powerful 8-level, 34-condition interrupt feature
 - Up to 8 channels external interrupts are supported.

• Automatic data transfer function independent of CPU

- Extended intelligent I/O service function (El²OS) : up to 16 channels
- DMA : up to 16 channels

• Low power consumption (standby) mode

- Sleep mode (a mode that halts CPU operating clock)
- Main timer mode (a timebase timer mode switched from the main clock mode)
- PLL timer mode (a timebase timer mode switched from the PLL clock mode)
- Watch mode (a mode that operates sub clock and watch timer only)
- Stop mode (a mode that stops oscillation clock and sub clock)
- CPU intermittent operation mode
- Process
 - CMOS technology

• I/O port

- General-purpose input/output port (CMOS output)
 - 49 ports (devices without S-suffix : devices that correspond to sub clock)
 - 51 ports (devices with S-suffix : devices that do not correspond to sub clock)
- Sub clock pin (X0A, X1A)
 - Yes (using the external oscillation) : devices without S-suffix
 - No (using the sub clock mode at internal CR oscillation) : devices with S-suffix

• Timer

- Timebase timer, watch timer, watchdog timer : 1 channel
- 8/16-bit PPG timer : 8-bit \times 10 channels or 16-bit \times 6 channels
- 16-bit reload timer : 4 channels
- 16- bit input/output timer
 - 16-bit freerun timer : 2 channels (FRT0 : ICU0/1, FRT1 : ICU 4/5/6/7, OCU 4/5/6/7)
 - 16- bit input capture: (ICU) : 6 channels
 - 16-bit output compare : (OCU) : 4 channels

• FULL-CAN interface : 1 channel

- · Compliant with Ver2.0 part A and Ver2.0 part B CAN specifications
- Flexible message buffering (mailbox and FIFO buffering can be mixed)
- CAN wake-up function

• UART (LIN/SCI) : 2 channels

- · Equipped with full-duplex double buffer
- Clock-asynchronous or clock-synchronous serial transmission is available.

• I²C interface* : 1 channel

• Up to 400 Kbit/s transfer rate

• DTP/External interrupt : 8 channels, CAN wakeup : 1 channel

 Module for activation of extended intelligent I/O service (EI²OS), DMA, and generation of external interrupt by external input.

• Delay interrupt generator module

· Generates interrupt request for task switching.

• 8/10-bit A/D converter : 15 channels

- Resolution is selectable between 8-bit and 10-bit.
- Activation by external trigger input is allowed.
- Conversion time : $3 \mu s$ (at 24-MHz machine clock, including sampling time)

Program patch function

• Address matching detection for 6 address pointers.

• Capable of changing input voltage level for port

- Automotive/CMOS-Schmitt (initial level is Automotive in single chip mode)
- TTL level (corresponds to external bus pins only, initial level of these pins is TTL in external bus mode)

• Low voltage/CPU operation detection reset (devices with T-suffix)

- Detects low voltage (4.0 V \pm 0.3 V) and resets automatically
- Resets automatically when program is runaway and counter is not cleared within interval time (approx. 262 ms : external 4 MHz)

(Continued)

- Dual operation flash memory (only flash memory devices with A-suffix)
- Erase/write and read can be executed in the different bank (Upper Bank/Lower Bank) at the same time.

• Models that support + 125 °C

- Devices without A-suffix (excluding evaluation device) : The maximum operating frequency is 16 MHz (at $T_A = +125 \text{ °C}$).
- Devices with A-suffix (excluding evaluation device)
- : The maximum operating frequency is 24 MHz (at $T_A = +125$ °C).

• Flash security function

• Protects the content of Flash memory (MB90F352x and MB90F357x only)

• External bus interface

- 4 Mbytes external memory space
- *: I²C license:

Purchase of Fujitsu I²C components conveys a license under the Philips I²C Patent Rights to use, these components in an I²C system provided that the system conforms to the I²C Standard Specification as defined by Philips.

■ PRODUCT LINEUP 1

Part Number							
Parameter	MB90F351, MB90F352	MB90F351S, MB90F352S	MB90F351A, MB90F352A	MB90F351TA, MB90F352TA	MB90F351AS, MB90F352AS	MB90F351TAS, MB90F352TAS	
CPU	F ² MC-16LX CPU						
System clock			(×1, ×2, ×3, ×4, n time : 42 ns (• •	6)	
ROM	Flash memory 64Kbytes : M 128Kbytes : M	1B90F351(S)	64Kbytes: N	(),	MB90F351TA(MB90F352TA(
RAM			4 Kb	oytes			
Emulator-specific power supply*1			_	_			
Sub clock pin (X0A, X1A) (Max 100 kHz)	Yes	No	Y	es	N	lo	
Clock monitor function			N	lo			
Low voltage/CPU operation detection reset	N	lo	No	Yes	No	Yes	
Operating voltage range	4.0 V to 5.5 V	 3.5 V to 5.5 V : at normal operating (not using A/D converter) 4.0 V to 5.5 V : at using A/D converter/Flash programming 4.5 V to 5.5 V : at using external bus 					
Operating temperature range	-40 °C to +10 up to 16 MHz r	5 °C (+125 °C machine clock)					
Package			LQF	P-64			
UART	Special synch	ronous options	2 cha ngs using a deo for adapting to er as master or	different synch	ronous serial pr	rotocols	
I ² C (400 Kbps)			1 cha	annel			
A/D Converter	10-bit or 8-bit Conversion tin		15 cha	annels time (per one d	channel)		
16-bit Reload Timer (4 channels)		k frequency : f rnal Event Cou	sys/2¹, fsys/2³, f nt function.	fsys/2 ⁵ (fsys =	Machine clock f	requency)	
	I/O Timer 0 (clock input FRCK0) corresponds to ICU 0/1. I/O Timer 1 (clock input FRCK1) corresponds to ICU 4/5/6/7, OCU 4/5/6/7.						
16-bit I/O Timer (2 channels) Signals an interrupt when overflowing. Supports Timer Clear when a match with Output Compare (C Operation clock frequency : fsys, fsys/2 ¹ , fsys/2 ² , fsys/2 ³ , fsys (fsys = Machine clock frequency)							
16-bit Output			4 cha	innels			
Compare			bit I/O Timer m an be used to g			gisters.	

(Continued)

Part Number	MB90F351, MB90F352	MB90F351S, MB90F352S	MB90F351A, MB90F352A	MB90F351TA, MB90F352TA	MB90F351AS, MB90F352AS	MB90F351TAS, MB90F352TAS	
Parameter			MBOOT COLA				
			6 cha	innels			
16-bit Input Capture	Retains freerui interrupt.	n timer value by	r (rising edge, fa	alling edge or ris	sing & falling edg	ge), signals an	
8/16-bit		8-bit r	hannels (16-bit) 8-bit reload o eload registers eload registers	counters \times 12 for L pulse wide	th \times 12		
Programmable Pulse Generator	8-bit prescaler Operation cloc	reload counters + 8-bit reload o k frequency : fs	s can be configu counter.	s/2², fsys/2³, fsy	bit reload coun νs/2⁴ or 128 μs@ equency)		
			-	annel	1 ,,		
CAN Interface	Conforms to CAN Specification Version 2.0 Part A and B. Automatic re-transmission in case of error Automatic transmission responding to Remote Frame Prioritized 16 message buffers for data and ID Supports multiple messages. Flexible configuration of acceptance filtering : Full bit compare/Full bit mask/Two partial bit masks Supports up to 1 Mbps.						
	8 channels						
External Interrupt			ng edge, startir ces (El²OS) and		vel input, extern	al interrupt,	
D/A converter			_	_			
I/O Ports	All push-pull o Bit-wise settab Settable as CM	Virtually all external pins can be used as general purpose I/O port. All push-pull outputs Bit-wise settable as input/output or peripheral signal Settable as CMOS schmitt trigger/ automotive inputs TTL input level settable for external bus (only for external bus pin)					
Flash Memory	Supports automatic programming, Embedded Algorithm ^{™*2} Write/Erase/Erase-Suspend/Resume commands A flag indicating completion of the algorithm Number of erase cycles : 10,000 times Data retention time : 10 years Boot block configuration Erase can be performed on each block. Block protection with external programming voltage Flash Security Feature for protecting the content of the Flash (MB90F352x only)						
Corresponding EVA name	MB90V340A- 102	MB90V340A- 101	MB90V3	40A-102	MB90V3	340A-101	

*1 : It is setting of Jumper switch (TOOL VCC) when Emulator (MB2147-01) is used. Please refer to the Emulator hardware manual about details.

*2 : Embedded Algorithm is a trademark of Advanced Micro Devices Inc.

■ PRODUCT LINEUP 2

Part Number Parameter	MB90351A, MB90352A	MB90351TA, MB90352TA	MB90351AS, MB90352AS	MB90351TAS, MB90352TAS	MB90V340A- 101	MB90V340A- 102
CPU			F ² MC-16	LX CPU		
System clock			×1, ×2, ×3, ×4, n time : 42 ns (LL stops) 4 MHz, PLL ×	6)
ROM		IB90351A(S), N IB90352A(S), N	• • •		Exte	ernal
RAM		4 Kt	oytes		30 K	bytes
Emulator-specific power supply*					Y	es
Sub clock pin (X0A, X1A) (Max 100 kHz)	Y	es	Ν	lo	No	Yes
Clock monitor function			N	lo		
Low voltage/CPU operation detection reset	No	Yes	No	Yes	N	lo
Operating voltage range	4.0 V to 5.5 V	at normal operations: at using A/D of at using exter		A/D converter)		- 10%
Operating temperature range		–40 °C to	o +125 °C		_	
Package		LQF	P-64		PGA-299	
		2 cha	nnels		5 channels	
UART	Special synch	ronous options	ngs using a deo for adapting to er as master or	different synch	ronous serial pr	otocols
I ² C (400 Kbps)		1 cha	annel		2 cha	innels
		15 ch	annels		24 cha	annels
A/D Converter	10-bit or 8-bit Conversion tin		cludes sample	time (per one o	channel)	
16-bit Reload Timer (4 channels)		k frequency : f rnal Event Cou		fsys/2 ⁵ (fsys =	Machine clock f	requency)
16-bit I/O Timer			(0) corresponds(1) correspondsICU 4/5/6/7,		I/O Timer 1 co	3, OĊU 0/1/2/3.
(2 channels)	Supports Time Operation cloc		match with Ou sys, fsys/2 ¹ , fsy		Channel 0, 4) . ys/2⁴, fsys/2⁵, fs	ys/2 ⁶ , fsys/2 ⁷

(Continued)

Part Number Parameter	MB90351A, MB90352A	MB90351TA, MB90352TA	MB90351AS, MB90352AS	MB90351TAS, MB90352TAS	MB90V340A- 101	MB90V340A- 102		
16 bit Output		4 cha	innels		8 cha	annels		
16-bit Output Compare	-	•	bit I/O Timer m an be used to g	•	• •	ers.		
		6 cha	innels		8 cha	annels		
16-bit Input Capture	Retains freerur interrupt.	n timer value by	/ (rising edge, fa	alling edge or ris	sing & falling ed	ge), signals an		
8/16-bit Programmable Pulse	8-bit re	annels (16-bit) 8-bit reload o eload registers eload registers	8 channels (16-bit)/ 16 channels (8-bit) 8-bit reload counters × 16 8-bit reload registers for L pulse width × 16 8-bit reload registers for H pulse width × 16					
Generator	Supports 8-bit and 16-bit operation modes. A pair of 8-bit reload counters can be configured as one 16-bit reload counter or as 8-bit prescaler + 8-bit reload counter. Operation clock frequency : fsys, fsys/2 ¹ , fsys/2 ² , fsys/2 ³ , fsys/2 ⁴ or 128 μs@fosc = 4 MHz (fsys = Machine clock frequency, fosc = Oscillation clock frequency)							
		1 cha	3 cha	annels				
CAN Interface	Conforms to CAN Specification Version 2.0 Part A and B. Automatic re-transmission in case of error Automatic transmission responding to Remote Frame Prioritized 16 message buffers for data and ID Supports multiple messages. Flexible configuration of acceptance filtering : Full bit compare/Full bit mask/Two partial bit masks Supports up to 1 Mbps.							
		8 cha	innels		16 ch	annels		
External Interrupt	Can be used ri extended intell	el input, extern	al interrupt,					
D/A converter		_			2 cha	annels		
I/O Ports	Virtually all external pins can be used as general purpose I/O port. All push-pull outputs Bit-wise settable as input/output or peripheral signal Settable as CMOS schmitt trigger/ automotive inputs TTL input level settable for external bus (only for external bus pin)							
Flash Memory								
Corresponding EVA name	MB90V3	40A-102	MB90V3	40A-101	-			

*: It is setting of Jumper switch (TOOL VCC) when Emulator (MB2147-01) is used. Please refer to the Emulator hardware manual about details.

■ PRODUCT LINEUP 3

Part Number Parameter	MB90F356A, MB90F357A	MB90F356TA, MB90F357TA	MB90F356AS, MB90F357AS	MB90F356TAS, MB90F357TAS			
		F ² MC-16					
System clock		Iltiplier (×1, ×2, ×3, ×4,	×6, 1/2 when PLL stop oscillation clock 4 MHz				
ROM		nemory 56A(S), MB90F356TA(57A(S), MB90F357TA(
RAM		4 Kt	oytes				
Emulator-specific power supply*1		_	_				
Sub clock pin (X0A, X1A)	Ye	es	(internal CR oscilla	lo tion can be used as clock)			
Clock monitor function		Y	es				
Low voltage/CPU operation detection reset	No	Yes	No	Yes			
Operating voltage range	3.5 V to 5.5 V : at usin	 3.5 V to 5.5 V : at normal operating (not using A/D converter) 3.5 V to 5.5 V : at using A/D converter/Flash programming 3.5 V to 5.5 V : at using external bus 					
Operating temperature range		-40 °C to	o +125 °C				
Package		LQF	P-64				
UART	Special synchronous	ate settings using a dec	different synchronous	serial protocols			
I ² C (400 Kbps)		1 cha	annel				
			annels				
A/D Converter		$3\mu s$ includes sample	time (per one channel				
16-bit Reload Timer (4 channels)	Operation clock freque Supports External Eve		fsys/2 ⁵ (fsys = Machine	e clock frequency)			
	I/O Timer 0 (clock input FRCK0) corresponds to ICU 0/1. I/O Timer 1 (clock input FRCK1) corresponds to ICU 4/5/6/7, OCU 4/5/6/7.						
16-bit I/O Timer (2 channels)	Signals an interrupt when overflowing. Supports Timer Clear when a match with Output Compare (Channel 0, 4). Operation clock frequency : fsys, fsys/2 ¹ , fsys/2 ² , fsys/2 ³ , fsys/2 ⁴ , fsys/2 ⁵ , fsys/2 ⁶ , fsys/2 ⁷ (fsys = Machine clock frequency)						
16-bit Output		4 cha	innels				
Compare	Signals an interrupt when 16-bit I/O Timer matches with output compare registers. A pair of compare registers can be used to generate an output signal.						

(Continued)

(Continued) Part Number	MR00F256A	MDOOE256TA	MBOOE256AS	MDONESSETAE				
Parameter	MB90F356A, MB90F357A	MB90F356TA, MB90F357TA	MB90F356AS, MB90F357AS	MB90F356TAS, MB90F357TAS				
		6 cha	nnels	•				
16-bit Input Capture	Retains freerun timer	value by (rising edge, fa	lling edge or rising & fa	alling edge), signals an				
8/16-bit		6 channels (16-bit) 8-bit reload c 8-bit reload registers 8-bit reload registers	counters \times 12 for L pulse width \times 12					
Programmable Pulse Generator	Supports 8-bit and 16-bit operation modes. A pair of 8-bit reload counters can be configured as one 16-bit reload counter or as 8-bit prescaler + 8-bit reload counter. Operation clock frequency : fsys, fsys/2 ¹ , fsys/2 ² , fsys/2 ³ , fsys/2 ⁴ or 128 µs@fosc = 4 MHz (fsys = Machine clock frequency, fosc = Oscillation clock frequency)							
		1 cha	annel					
CAN Interface	Part A and B. te Frame D : it masks							
	8 channels							
External Interrupt		ising edge, falling edge, starting up by H/L level input, external interrupt, ligent I/O services (El ² OS) and DMA.						
D/A converter		_	_					
I/O Ports	Virtually all external pins can be used as general purpose I/O port. All push-pull outputs Bit-wise settable as input/output or peripheral module signal Settable as CMOS schmitt trigger/ automotive inputs TTL input level settable for external bus (only for external bus pin)							
Flash Memory	Supports automatic programming, Embedded Algorithm ^{™*2} Write/Erase/Erase-Suspend/Resume commands A flag indicating completion of the algorithm Number of erase cycles : 10,000 times Data retention time : 10 years Boot block configuration Erase can be performed on each block. Block protection with external programming voltage Flash Security Feature for protecting the content of the Flash (MB90F357x only)							
Corresponding EVA name	MB90V3	340A-104	MB90V3	340A-103				

*1: It is setting of Jumper switch (TOOL VCC) when Emulator (MB2147-01) is used. Please refer to the Emulator hardware manual about details.

*2 : Embedded Algorithm is a trademark of Advanced Micro Devices Inc.

■ PRODUCT LINEUP 4

Part Number Parameter	MB90356A, MB90357A	MB90356TA, MB90357TA	MB90356AS, MB90357AS	MB90356TAS, MB90357TAS	MB90V340A- 103	MB90V340A- 104		
CPU		F ² MC-16LX CPU						
System clock			×1, ×2, ×3, ×4, n time : 42 ns (LL stops) 4 MHz, PLL \times	6)		
ROM			/IB90356TA(S) /IB90357TA(S)		Exte	ernal		
RAM		4 Kt	oytes		30 K	bytes		
Emulator-specific power supply*		_	_		Y	es		
Sub clock pin (X0A, X1A)	Ye	es	(internal CR o	lo oscillation can s sub clock)	No (internal CR oscillation can be used as sub clock)	Yes		
Clock monitor function			Y	es				
Low voltage/CPU operation detection reset	No	Yes	No	Yes	No			
Operating voltage range	4.0 V to 5.5 V	at normal opera : at using A/D o : at using exter		A/D converter)	5 V ±	: 10%		
Operating temperature range		–40 °C to	o +125 °C		_	_		
Package		LQF	P-64		PGA-299			
UART	Special synchi	baud rate setti onous options	innels ngs using a dec for adapting to er as master or	different synch	imer ronous serial pr	nnels otocols		
I ² C (400 Kbps)		1 cha	annel		2 cha	nnels		
A/D Converter	10-bit or 8-bit i Conversion tim	esolution	annels cludes sample	time (per one c		annels		
16-bit Reload Timer (4 channels)	Operation cloc		sys/2 ¹ , fsys/2 ³ , f		Machine clock f	requency)		
16-bit I/O Timer	I/O Timer 0 (clock input FRCK0) corresponds to ICU 0/1. I/O Timer 1 (clock input FRCK1) corresponds to ICU 4/5/6/7, OCU 4/5/6/7.					, OCU 0/1/2/3. rresponds to		
(2 channels)	Supports Time Operation cloc		match with Ou sys, fsys/2 ¹ , fsy		Channel 0, 4) . /s/2⁴, fsys/2⁵, fs	ys/2 ⁶ , fsys/2 ⁷		

(Continued)

Part Number Parameter	MB90356A, MB90357A	MB90356TA, MB90357TA	MB90356AS, MB90357AS	MB90356TAS, MB90357TAS	MB90V340A- 103	MB90V340A- 104	
40 hit Output		4 cha	innels		8 cha	annels	
16-bit Output Compare				atches with out jenerate an out		egisters.	
		6 cha	innels		8 cha	annels	
16-bit Input Capture	Retains freerui interrupt.	n timer value by	/ (rising edge, fa	alling edge or ris	sing & falling ed	ge), signals an	
8/16-bit Programmable Pulse	8-bit re	6 channels (16-bit)/10 channels (8-bit) 8-bit reload counters × 12 8-bit reload registers for L pulse width × 12 8-bit reload registers for H pulse width × 12 H pulse widt					
Generator	Supports 8-bit and 16-bit operation modes. A pair of 8-bit reload counters can be configured as one 16-bit reload counter or as 8-bit prescaler + 8-bit reload counter. Operation clock frequency : fsys, fsys/2 ¹ , fsys/2 ² , fsys/2 ³ , fsys/2 ⁴ or 128 μs@fosc = 4 MHz (fsys = Machine clock frequency, fosc = Oscillation clock frequency)						
		1 ch	3 cha	annels			
CAN Interface	Conforms to CAN Specification Version 2.0 Part A and B. Automatic re-transmission in case of error Automatic transmission responding to Remote Frame Prioritized 16 message buffers for data and ID Supports multiple messages. Flexible configuration of acceptance filtering : Full bit compare/Full bit mask/Two partial bit masks Supports up to 1 Mbps.						
		8 cha	innels		16 ch	annels	
External Interrupt	Can be used rising edge, falling edge, starting up by H/L level input, external interrup extended intelligent I/O services (EI ² OS) and DMA.						
D/A converter		-	_		2 cha	annels	
I/O Ports	Virtually all external pins can be used as general purpose I/O port. All push-pull outputs Bit-wise settable as input/output or peripheral module signal Settable as CMOS schmitt trigger/ automotive inputs TTL input level settable for external bus (only for external bus pin)						
Flash Memory							
Corresponding EVA name	MB90V3	40A-104	MB90V3	340A-103	-	_	

*: It is setting of Jumper switch (TOOL VCC) when Emulator (MB2147-01) is used. Please refer to the Emulator hardware manual about details.

■ PACKAGES AND PRODUCT CORRESPONDENCE

Package	MB90V340A -101 -102 -103 -104	MB90F351 MB90F351S MB90F352 MB90F352S	MB90F351A (S), MB90F351TA (S) MB90F352A (S), MB90F352TA (S) MB90F356A (S), MB90F356TA (S) MB90F357A (S), MB90F357TA (S) MB90351A (S), MB90351TA (S) MB90352A (S), MB90352TA (S) MB90356A (S), MB90356TA (S) MB90357A (S), MB90357TA (S)
PGA-299C-A01	0	×	×
FPT-64P-M09 (12 mm	×	0	×
FPT-64P-M23 (12 mm _ , 0.65 mm pitch)	×	×	0
FPT-64P-M24 (10 mm	×	×	` *


* : This device is under development.

 \bigcirc : Yes, \times : No

Note : Refer to "■ PACKAGE DIMENSIONS" for detail of each package.

■ PIN ASSIGNMENTS

MB90F351(S), MB90F352(S), MB90F351A(S), MB90F351TA(S), MB90F352A(S), MB90F352TA(S), MB90F356A(S), MB90F356TA(S), MB90F357A(S), MB90F357TA(S), MB90351A(S), MB90352TA(S), MB90352A(S), MB90352TA(S), MB90356A(S), MB90356TA(S), MB90357TA(S), MB90



■ PIN DESCRIPTION

Pin No.		Circuit	
LQFP64*	Pin name	type	Function
46	X1		Oscillation output pin
47	X0	A	Oscillation input pin
45	RST	E	Reset input pin
	P62 to P67		General purpose I/O ports
	AN2 to AN7		Analog input pins for A/D converter
3 to 8	PPG4 (5) , 6 (7) , 8 (9) , A (B) , C (D) , E (F)		Output pins for PPGs
	P50		General purpose I/O port
9	AN8	0	Analog input pin for A/D converter
	SIN2		Serial data input pin for UART2
	P51		General purpose I/O port
10	AN9	1	Analog input pin for A/D converter
	SOT2		Serial data output pin for UART2
	P52		General purpose I/O port
11	AN10	1	Analog input pin for A/D converter
	SCK2		Serial clock I/O pin for UART2
	P53		General purpose I/O port
12	AN11	1	Analog input pin for A/D converter
	TIN3		Event input pin for reload timer3
	P54		General purpose I/O port
13	AN12	I	Analog input pin for A/D converter
	TOT3		Output pin for reload timer3
14, 15	P55, P56	1	General purpose I/O ports
14, 15	AN13, AN14		Analog input pins for A/D converter
	P42		General purpose I/O port
16	IN6	F	Data sample input pin for input capture ICU6
10	RX1		RX input pin for CAN1
	INT9R		External interrupt request input pin for INT9
	P43		General purpose I/O port
17	IN7	F	Data sample input pin for input capture ICU7
	TX1		TX output pin for CAN1
	P40, P41	F	General purpose I/O ports (devices with S-suffix and MB90V340A-101/103)
19, 20	X0A, X1A	В	X0A : Oscillation input pins for sub clock X1A : Oscillation output pins for sub clock (devices without S-suffix and MB90V340A-102/104)

Pin No.						
LQFP64*	Pin name	type	Function			
	P00 to P07		General purpose I/O ports. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.			
24 to 31	AD00 to AD07	G	Input/output pins of external address data bus lower 8 bits. This function is enabled when the external bus is enabled.			
	INT8 to INT15		External interrupt request input pins for INT8 to INT15			
	P10		General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.			
32	AD08	G	Input/output pin for external bus address data bus bit 8. This function is enabled when external bus is enabled.			
	TIN1		Event input pin for reload timer1			
	P11		General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.			
33	AD09	G	Input/output pin for external bus address data bus bit 9. This function is enabled when external bus is enabled.			
	TOT1		Output pin for reload timer1			
	P12		General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.			
34	AD10	Ν	Input/output pin for external bus address data bus bit 10. This function is enabled when external bus is enabled.			
	SIN3	Serial data input pin for UART3				
	INT11R		External interrupt request input pin for INT11			
	P13		General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.			
35	AD11	G	Input/output pin for external bus address data bus bit 11. This function is enabled when external bus is enabled.			
	SOT3		Serial data output pin for UART3			
	P14		General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.			
36	AD12	G	Input/output pin for external bus address data bus bit 12. This function is enabled when external bus is enabled.			
	SCK3		Clock input/output pin for UART3			
37	P15	N	General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.			
57	AD13	IN	Input/output pin for external bus address data bus bit 13. This function is enabled when external bus is enabled.			
30	P16		General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.			
38 AD1	AD14	G	Input/output pin for external bus address data bus bit 14. This function is enabled when external bus is enabled.			

Pin No.	D '	Circuit	Franction
LQFP64*	Pin name	type	Function
39	P17	G	General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
55	AD15	6	Input/output pin for external bus address data bus bit 15. This function is enabled when external bus is enabled.
	P20 to P23		General purpose I/O ports. The register can be set to select whether to use a pull-up resistor. In external bus mode, the pins are enabled as a general- purpose I/O port when the corresponding bit in the external address output control register (HACR) is 1.
40 to 43	A16 to A19	G	Output pins for A16 to A19 of the external address data bus. When the corresponding bit in the external address output control register (HACR) is 0, the pins are enabled as high address output pins A16 to A19.
PPGE PPGE	PPG9 (8) , PPGB (A) , PPGD (C) , PPGF (E)		Output pins for PPGs
	P24		General purpose I/O port. The register can be set to select whether to use a pull-up resistor. In external bus mode, the pin is enabled as a general- purpose I/O port when the corresponding bit in the external address output control register (HACR) is 1.
44	4 A20	G	Output pin for A20 of the external address data bus. When the correspond- ing bit in the external address output control register (HACR) is 0, the pin is enabled as high address output pin A20.
	INO		Data sample input pin for input capture ICU0
	P25		General purpose I/O port. The register can be set to select whether to use a pull-up resistor. In external bus mode, the pin is enabled as a general- purpose I/O port when the corresponding bit in the external address output control register (HACR) is 1.
51	A21	G	Output pin for A21 of the external address data bus. When the correspond- ing bit in the external address output control register (HACR) is 0, the pin is enabled as high address output pin A21.
	IN1		Data sample input pin for input capture ICU1
	ADTG		Trigger input pin for A/D converter
	P44		General purpose I/O port
52	SDA0	н	Serial data I/O pin for I ² C 0
	FRCK0		Input pin for the 16-bit I/O Timer 0
	P45		General purpose I/O port
53	SCL0	Н	Serial clock I/O pin for I ² C 0
	FRCK1		Input pin for the 16-bit I/O Timer 1 (Continued)


LQFP64*Pin nailLQFP64*P3054ALEIN4P3155 \overline{RD} IN5 \overline{RD} 56 \overline{WR}/Wl 56 \overline{WR}/Wl 1NT10P3357 \overline{WR} 934P3458HRG0UT459 \overline{HAK} 0UT559 $\overline{P36}$	Circui	t
54 ALE IN4 931 55 RD IN5 750 S6 WR/WI INT10 57 P33 57 WRF 58 HRC 0UT4 59 HAK 0UT4	ame type	Function
ALE IN4 P31 55 RD IN5 P32 56 WR/WI INT10 P33 57 WRF P34 58 HRC OUT P35 59 HAK OUT	60	General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
55 RD 55 RD IN5 IN5 56 WR/WI 56 WR/WI 57 P33 57 WRI 58 HRQ 58 HRQ 59 HAK 0UT 0UT	.E G	Address latch enable output pin. This function is enabled when external bus is enabled.
55 RD IN5 S6 P32 56 WR/WI INT10 57 P33 57 WRF 57 WRF 57 P34 58 HRC 0UT4 P35 59 HAK 0UT4	4	Data sample input pin for input capture ICU4
RD IN5 932 56 WR/WI INT10 57 P33 57 WRF 58 HRG OUT 59 HAK OUT	51	General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
56 WR/WI 56 WR/WI 1NT10 57 P33 57 WRF 58 HRC 0UT4 P35 59 HAK 0UT4 OUT4	G	Read strobe output pin for data bus. This function is enabled when external bus is enabled.
56 WR/WI INT10 P33 57 P33 57 WRF P34 58 HRC OUT P35 59 HAK	5	Data sample input pin for input capture ICU5
WR/WI INT10 P33 57 WRF 57 WRF 57 WRF 58 HRC OUT 59 HAK OUT	62	General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or with the $\overline{WR}/\overline{WRL}$ pin output disabled.
57 57 WRH P34 58 HRG OUT 59 HAK OUT	G	Write strobe output pin for the data bus. This function is enabled when both the external bus and the $\overline{WR}/\overline{WR}L$ pin output are enabled. $\overline{WR}L$ is used to write-strobe 8 lower bits of the data bus in 16-bit access. \overline{WR} is used to write-strobe 8 bits of the data bus in 8-bit access.
57 WRF P34 58 HRC OUT P35 59 HAK OUT	IOR	External interrupt request input pin for INT10
WRF 58 P34 58 HRC OUT P35 59 HAK OUT	33 G	General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode, in external bus 8-bit mode or with the WRH pin output disabled.
58 HRG OUT 935 59 HAK OUT		Write strobe output pin for the 8 higher bits of the data bus. This function is enabled when the external bus is enabled, when the external bus 16-bit mode is selected, and when the WRH output pin is enabled.
HRG OUT P35 59 HAK OUT		General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or with the hold function disabled.
59 59 HAK OUT:	G RQ	Hold request input pin. This function is enabled when both the external bus and the hold function are enabled.
59 HAK OUT	Τ4	Waveform output pin for output compare OCU4
		General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or with the hold function disabled.
	G	Hold acknowledge output pin. This function is enabled when both the external bus and the hold function are enabled.
P36	T5	Waveform output pin for output compare OCU5
60		General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or with the external ready function disabled.
60 RDY	G DY	Ready input pin. This function is enabled when both the external bus and the external ready function are enabled.
OUT	Т6	Waveform output pin for output compare OCU6

(Continued)

Pin No.	Pin name	Circuit	Function	
LQFP64*	Fill hame	type	Function	
~	P37		General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or with the CLK output disabled.	
61	CLK	G	CLK output pin. This function is enabled when both the external bus and CLK output are enabled.	
	OUT7		Waveform output pin for output compare OCU7	
62, 63	P60, P61		General purpose I/O ports	
02, 03	AN0, AN1		Analog input pins for A/D converter	
64	AVcc	K	cc power input pin for analog circuits	
2	AVRH	L	Reference voltage input for the A/D converter. This power supply must be turned on or off while a voltage higher than or equal to AVRH is applied to AV_{CC} .	
1	AVss	K	Vss power input pin for analog circuits	
22, 23	MD1, MD0	С	Input pins for specifying the operating mode	
21	MD2	D	Input pin for specifying the operating mode	
49	Vcc	—	Power (3.5 V to 5.5 V) input pin	
18, 48	Vss	—	Power (0 V) input pins	
50	С	к	This is the power supply stabilization capacitor pin. It should be connected to a higher than or equal to 0.1 μF ceramic capacitor.	

* : FPT-64P-M09, FPT-64P-M23, FPT-64P-M24

■ I/O CIRCUIT TYPE



Туре	Circuit	Remarks
F	P-ch Pout N-ch Nout R R R R R R R R R R R R R R R R R R R	 CMOS level output (IoL = 4 mA, IoH = -4 mA) CMOS hysteresis inputs (With the stand- by-time input shutdown function) Automotive input (With the standby-time input shutdown function)
G	Pull-up control Pull-up control P-ch P-ch P-ch Pout P-ch Pout CMOS hysteresis inputs Automotive inputs TTL input Standby control for input shutdown	 CMOS level output (loL = 4 mA, loH = -4 mA) CMOS hysteresis inputs (With the stand- by-time input shutdown function) Automotive input (With the standby-time input shutdown function) TTL input (With the standby-time input shutdown function) Programmable pull-up resistor: approx. 50 kΩ
Н	P-ch Pout N-ch Nout R T CMOS hysteresis inputs Automotive inputs Standby control for input shutdown	 CMOS level output (IoL = 3 mA, IoH = -3 mA) CMOS hysteresis inputs (With the stand- by-time input shutdown function) Automotive input (With the standby-time input shutdown function)

Туре	Circuit	Remarks
1	P-ch Pout N-ch Nout R T CMOS hysteresis inputs Automotive inputs Standby control for input shutdown Analog input	 CMOS level output (IoL = 4 mA, IoH = -4 mA) CMOS hysteresis inputs (With the stand- by-time input shutdown function) Automotive input (With the standby-time input shutdown function) A/D analog input
к	P-ch N-ch	Power supply input protection circuit
L	P-ch N-ch 777 ANE AVR AVR ANE	 A/D converter reference voltage power supply input pin, with the protection circuit Flash memory devices do not have a protection circuit against Vcc for pin AVRH.

Туре	Circuit	Remarks
Ν	pull-up control resistor Pout Pout Nout R CMOS inputs Automotive inputs TTL input Standby control for input shutdown	 CMOS level output (lo_L = 4 mA, lo_H = -4 mA) CMOS inputs (With the standby-time input shutdown function) Automotive input (With the standby-time input shutdown function) TTL input (With the standby-time input shutdown function) Programmable pull-up resistor: approx. 50 kΩ
0	P-ch Pout N-ch Nout CMOS inputs Automotive inputs Standby control for input shutdown Analog input	 CMOS level output (IoL = 4 mA, IoH = -4 mA) CMOS inputs (With the standby-time input shutdown function) Automotive input (With the standby-time input shutdown function) A/D analog input

HANDLING DEVICES

Special care is required for the following when handling the device :

- · Preventing latch-up
- Treatment of unused pins
- Using external clock
- Precautions for when not using a sub clock signal
- Notes on during operation of PLL clock mode
- Power supply pins (Vcc/Vss)
- Pull-up/down resistors
- Crystal Oscillator Circuit
- Turning-on Sequence of Power Supply to A/D Converter and Analog Inputs
- Connection of Unused Pins of A/D Converter
- Notes on Energization
- Stabilization of power supply voltage
- Initialization
- Port0 to port3 output during Power-on (External-bus mode)
- Notes on using CAN Function
- Flash security Function
- Correspondence with $T_A = +105 \ ^\circ C$ or more
- · Low voltage/CPU operation detection reset circuit
- Internal CR oscillation circuit

1. Preventing latch-up

CMOS IC chips may suffer latch-up under the following conditions :

- A voltage higher than $V_{\mbox{\scriptsize CC}}$ or lower than $V_{\mbox{\scriptsize SS}}$ is applied to an input or output pin.
- A voltage higher than the rated voltage is applied between V_{CC} pin and V_{SS} pin.
- The AVcc power supply is applied before the Vcc voltage.

Latch-up may increase the power supply current drastically, causing thermal damage to the device.

In using the devices, take sufficient care to avoid exceeding maximum ratings.

For the same reason, also be careful not to let the analog power-supply voltage (AVcc, AVRH) exceed the digital power-supply voltage.


2. Handling unused pins

Leaving unused input pins open may result in misbehavior or latch up and possible permanent damage of the device. Therefore they must be pulled up or pulled down through resistors. In this case those resistors should be more than 2 k Ω .

Unused I/O pins should be set to the output state and can be left open, or the input state with the above described connection.

3. Using external clock

To use external clock, drive the X0 pin and leave X1 pin open.



4. Precautions for when not using a sub clock signal

If you do not connect pins X0A and X1A to an oscillator, use pull-down handling on the X0A pin, and leave the X1A pin open.

5. Notes on during operation of PLL clock mode

If the PLL clock mode is selected, the microcontroller attempts to be working with the self-oscillating circuit even when there is no external oscillator or external clock input is stopped. Performance of this operation, however, cannot be guaranteed.


6. Power supply pins (Vcc/Vss)

• If there are multiple Vcc and Vss pins, from the point of view of device design, pins to be of the same potential are connected inside of the device to prevent such malfunctioning as latch up.

To reduce unnecessary radiation, prevent malfunctioning of the strobe signal due to the rise of ground level, and observe the standard for total output current, be sure to connect the Vcc and Vss pins to the power supply and ground externally.

Connect Vcc and Vss pins to the device from the current supply source at a low impedance.

 As a measure against power supply noise, connect a capacitor of about 0.1 μF as a bypass capacitor between Vcc and Vss pins in the vicinity of Vcc and Vss pins of the device.



7. Pull-up/down resistors

The MB90350 series does not support internal pull-up/down resistors (Port 0 to Port 3: built-in pull-up resistors). Use external components where needed.

8. Crystal Oscillator Circuit

Noises around X0 or X1 pins may be possible causes of abnormal operations. Make sure to provide bypass capacitors via shortest distance from X0, X1 pins, crystal oscillator (or ceramic resonator) and ground lines, and make sure, to the utmost effort, that lines of oscillation circuit do not cross the lines of other circuits.

It is highly recommended to provide a printed circuit board artwork surrounding X0 and X1 pins with a ground area for stabilizing the operation.

Please ask the crystal maker to evaluate the oscillational characteristics of the crystal and this device.

9. Turning-on Sequence of Power Supply to A/D Converter and Analog Inputs

Make sure to turn on the A/D converter power supply (AVcc, AVRH) and analog inputs (AN0 to AN14) after turning-on the digital power supply (Vcc).

Turn-off the digital power after turning off the A/D converter power supply and analog inputs. In this case, make sure that the voltage does not exceed AVRH or AV_{CC} (turning on/off the analog and digital power supplies simultaneously is acceptable).

10. Connection of Unused Pins of A/D Converter if A/D Converter is used

Connect unused pins of A/D converter to $AV_{CC} = V_{CC}$, $AV_{SS} = AVRH = V_{SS}$.

11. Notes on Energization

To prevent the internal regulator circuit from malfunctioning, set the voltage rise time during energization at 50 μ s or more (0.2 V to 2.7 V).

12. Stabilization of power supply voltage

A sudden change in the power supply voltage may cause the device to malfunction even within the specified Vcc power supply voltage operating range. Therefore, the Vcc power supply voltage should be stabilized.


For reference, the power supply voltage should be controlled so that V_{CC} ripple variations (peak-to-peak value) at commercial frequencies (50 Hz to 60 Hz) fall below 10% of the standard V_{CC} power supply voltage and the coefficient of fluctuation does not exceed 0.1 V/ms at instantaneous power switching.

13. Initialization

In the device, there are internal registers which are initialized only by a power-on reset. To initialize these registers, turn on the power again.

14. Port 0 to port 3 output during Power-on (External-bus mode)

As shown below, when power is turned on in external-bus mode, there is a possibility that output signal of Port 0 to Port 3 might be unstable.



15. Notes on using CAN Function

To use CAN function, please set "1" to DIRECT bit of CAN direct mode register (CDMR). If DIRECT bit is set to "0" (initial value), wait states will be performed when accessing CAN registers.

Note : Please refer to section "22.15 CAN Direct Mode Register" in Hardware Manual of MB90350 series for detail of CAN direct mode register.

16. Flash security Function

The security byte is located in the area of the flash memory.

If protection code 01_{H} is written in the security byte, the flash memory is in the protected state by security. Therefore please do not write 01_{H} in this address if you do not use the security function. Please refer to following table for the address of the security byte.

	Flash memory size	Address for security bit
MB90F352(S) MB90F352A(S) MB90F352TA(S) MB90F357A(S) MB90F357TA(S)	Embedded 1 Mbit Flash Memory	FE0001н

17. Correspondence with $T_A = +105 \ ^\circ C$ or more

If used exceeding T_A = +105 °C, please contact Fujitsu sales representatives for reliability limitations.

18. Low voltage/CPU operation reset circuit

The low voltage detection reset circuit is a function that monitors power supply voltage in order to detect when a voltage drops below a given voltage level. When a low voltage condition is detected, an internal reset signal is generated.

The CPU operation detection reset circuit is a 20-bit counter that uses oscillation as a count clock and generates an internal reset signal if not cleared within a given time after startup.

(1) Low voltage detection reset circuit

Detection voltage	÷
$4.0~\text{V}\pm0.3~\text{V}$	

When a low voltage condition is detected, the low voltage detection flag (LVRC : LVRF) is set to "1" and an internal reset signal is output.

Because the low voltage detection reset circuit continues to operate even in stop mode, detection of a low voltage condition generates an internal reset and releases stop mode.

During an internal RAM write cycle, low voltage reset is generated after the completion of writing. During the output of this internal reset, the reset output from the low voltage detection reset circuit is suppressed.

(2) CPU operation detection reset circuit

The CPU operation detection reset circuit is a counter that prevents program runaway. The counter starts automatically after a power-on reset, and must be continually cleared within a given time. If the given time interval elapses and the counter has not been cleared, a cause such as infinite program looping is assumed and an internal reset signal is generated. The internal reset generated from the CPU operation detection circuit has a width of 5 machine cycles.

Interval time				
	2 ²⁰ /Fc (approx. 262 ms*)			

 * : This value assumes the interval time at an oscillation clock frequency of 4 MHz. During recovery from standby mode, the detection period is the maximum interval plus 20 μs. This circuit does not operate in modes where CPU operation is stopped.

The CPU operation detection reset circuit counter is cleared under any of the following conditions.


- "0" writing to CL bit of LVRC register
- Internal reset
- Main oscillation clock stop
- Transit to sleep mode
- Transit to timebase timer mode and watch mode

19. Internal CR oscillation circuit


Parameter	Symbol		Unit		
Farameter	Symbol	Min	Тур	Мах	Unit
Oscillation frequency	frc	50	100	200	kHz
Oscillation stabilization wait time	tstab	_		100	μs

BLOCK DIAGRAMS


• MB90V340A-101/102




• MB90V340A-103/104




 MB90F352 (S) , MB90F351 (S) , MB90F352A (S) , MB90F352TA (S) , MB90F351A (S) , MB90F351TA (S) , MB90352A (S) , MB90352TA (S) , MB90351A (S) , MB90351TA (S)



MB90F357A (S), MB90F357TA (S), MB90F356A (S), MB90F356TA (S), MB90357TA (S), MB90357TA (S), MB90356A (S), MB90356TA (S)





Note : The high-order portion of bank 00 gives the image of the FF bank ROM to make the small model of the C compiler effective. Since the low-order 16 bits are the same, the table in ROM can be referenced without using the far specification in the pointer declaration.

For example, an attempt to access 00C000H accesses the value at FFC000H in ROM.

The ROM area in bank FF exceeds 32 Kbytes, and its entire image cannot be shown in bank 00.

The image between FF8000_H and FFFFF_H is visible in bank 00, while the image between FF0000_H and FF7FFF_H is visible only in bank FF.

■ I/O MAP

Address	Register	Abbrevia- tion	Access	Resource name	Initial value
00н	Port 0 Data Register	PDR0	R/W	Port 0	XXXXXXXXB
01н	Port 1 Data Register	PDR1	R/W	Port 1	XXXXXXXXB
02н	Port 2 Data Register	PDR2	R/W	Port 2	XXXXXXXXB
03н	Port 3 Data Register	PDR3	R/W	Port 3	XXXXXXXXB
04н	Port 4 Data Register	PDR4	R/W	Port 4	XXXXXXXXB
05н	Port 5 Data Register	PDR5	R/W	Port 5	XXXXXXXXB
06н	Port 6 Data Register	PDR6	R/W	Port 6	XXXXXXXXB
07н to 0Ан		Reserve	ed		
0Вн	Port 5 Analog Input Enable Register	ADER5	R/W	Port 5, A/D	11111111в
0Сн	Port 6 Analog Input Enable Register	ADER6	R/W	Port 6, A/D	11111111в
0Dн		Reserve	ed		
0Ен	Input Level Select Register 0	ILSR0	R/W	Ports	0000000в
0 F н	Input Level Select Register 1	ILSR1	R/W	Ports	0000000в
10н	Port 0 Direction Register	DDR0	R/W	Port 0	0000000в
11н	Port 1 Direction Register	DDR1	R/W	Port 1	0000000в
12н	Port 2 Direction Register	DDR2	R/W	Port 2	ХХ00000в
13н	Port 3 Direction Register	DDR3	R/W	Port 3	0000000в
14н	Port 4 Direction Register	DDR4	R/W	Port 4	ХХ00000в
15н	Port 5 Direction Register	DDR5	R/W	Port 5	Х000000в
16 н	Port 6 Direction Register	DDR6	R/W	Port 6	0000000в
17н to 19н		Reserve	ed		
1Ан	SIN input Level Setting Register	DDRA	W	UART2, UART3	X00XXXXX _B
1Bн		Reserve	ed		L
1Сн	Port 0 Pull-up Control Register	PUCR0	R/W	Port 0	0000000в
1Dн	Port 1 Pull-up Control Register	PUCR1	R/W	Port 1	0000000в
1Eн	Port 2 Pull-up Control Register	PUCR2	R/W	Port 2	0000000в
1Fн	Port 3 Pull-up Control Register	PUCR3	R/W	Port 3	0000000в
20н to 37н		Reserve	ed		
38н	PPG 4 Operation Mode Control Register	PPGC4	W, R/W		0Х000ХХ1в
39н	PPG 5 Operation Mode Control Register	PPGC5	W, R/W	16-bit Programmable Pulse Generator 4/5	0Х00001в
ЗАн	PPG 4/5 Count Clock Select Register	PPG45	R/W		000000Х0в
3Вн	Address Detect Control Register 1	PACSR1	R/W	Address Match Detection 1	0000000в

Address	Register	Abbrevia- tion	Access	Resource name	Initial value		
3Сн	PPG 6 Operation Mode Control Register	PPGC6	W, R/W		0Х000ХХ1в		
3D н	PPG 7 Operation Mode Control Register	PPGC7	W, R/W	16-bit Programmable Pulse Generator 6/7	0Х00001в		
3Ен	PPG 6/7 Count Clock Select Register	PPG67	R/W		000000Х0в		
3Fн		Reserve	ed				
40н	PPG 8 Operation Mode Control Register	PPGC8	W, R/W		0Х000ХХ1в		
41 н	PPG 9 Operation Mode Control Register	PPGC9	W, R/W	16-bit Programmable Pulse Generator 8/9	0Х00001в		
42н	PPG 8/9 Count Clock Select Register	PPG89	R/W		000000Х0в		
43н		Reserve	ed				
44 H	PPG A Operation Mode Control Register	PPGCA	W, R/W		0Х000ХХ1в		
45 н	PPG B Operation Mode Control Register	PPGCB	W, R/W	16-bit Programmable Pulse Generator A/B	0Х00001в		
46 H	PPG A/B Count Clock Select Register	PPGAB	R/W		000000Х0в		
47 н		Reserve	ed				
48 H	PPG C Operation Mode Control Register	PPGCC	W,R/W		0Х000ХХ1в		
49 H	PPG D Operation Mode Control Register	PPGCD	W,R/W	16-bit Programmable Pulse Generator C/D	0Х00001в		
4Ан	PPG C/D Count Clock Select Register	PPGCD	R/W		000000Х0в		
4 Вн		Reserve	ed	I			
4Cн	PPG E Operation Mode Control Register	PPGCE	W,R/W		0Х000ХХ1в		
4Dн	PPG F Operation Mode Control Register	PPGCF	W,R/W	16-bit Programmable Pulse Generator E/F	0Х00001в		
4 Ен	PPG E/F Count Clock Select Register	PPGEF	R/W		000000Х0в		
4Fн	Reserved						
50н	Input Capture Control Status Register 0/1	ICS01	R/W	Input Capture 0/1	0000000в		
51н	Input Capture Edge Register 0/1	ICE01	R/W, R		XXX0X0XX _B		
52н, 53н		Reserve	ed	I			
54 ^н	Input Capture Control Status Register 4/5	ICS45	R/W	Input Capture 4/5	0000000в		
55н	Input Capture Edge Register 4/5	ICE45	R		XXXXXXXXB		
56 н	Input Capture Control Status Register 6/7	ICS67	R/W	Input Capture 6/7	0000000в		
57н	Input Capture Edge Register 6/7	ICE67	R/W, R		XXX000XX _B		
58н to 5Вн		Reserve	ed				
5Сн	Output Compare Control Status Register 4	OCS4	R/W	Output Compare 4/5	0000XX00 _B		
5Dн	Output Compare Control Status Register 5	OCS5	R/W	- Output Compare 4/5	0ХХ00000в		

Address	Register	Abbrevia- tion	Access	Resource name	Initial value
5Ен	Output Compare Control Status Register 6	OCS6	R/W	Output Compore 6/7	0000XX00 _B
5Fн	Output Compare Control Status Register 7	OCS7	R/W	Output Compare 6/7	0ХХ00000в
60н	Timer Control Status Register 0	TMCSR0	R/W	40 hit Delead Timer 0	0000000в
61н	Timer Control Status Register 0	TMCSR0	R/W	16-bit Reload Timer 0	XXXX0000 _B
62н	Timer Control Status Register 1	TMCSR1	R/W		0000000в
63н	Timer Control Status Register 1	TMCSR1	R/W	16-bit Reload Timer 1	XXXX0000 _B
64 H	Timer Control Status Register 2	TMCSR2	R/W		0000000в
65н	Timer Control Status Register 2	TMCSR2	R/W	16-bit Reload Timer 2	XXXX0000 _B
66н	Timer Control Status Register 3	TMCSR3	R/W		0000000в
67н	Timer Control Status Register 3	TMCSR3	R/W	16-bit Reload Timer 3	XXXX0000 _B
68 н	A/D Control Status Register 0	ADCS0	R/W		000XXXX0 _B
69н	A/D Control Status Register 1	ADCS1	R/W		0000000Хв
6Ан	A/D Data Register 0	ADCR0	R		0000000в
6 В н	A/D Data Register 1	ADCR1	R	A/D Converter	XXXXXX00 _B
6 С н	ADC Setting Register 0	ADSR0	R/W		0000000в
6 D н	ADC Setting Register 1	ADSR1	R/W		0000000в
6 Ен	Low Voltage/CPU Operation Detection Reset Control Register	LVRC	R/W, W	Low Voltage/CPU Operation Detection Reset	00111000в
6 F н	ROM Mirror Function Select Register	ROMM	W	ROM Mirror	XXXXXXX1 _B
70н to 7Fн		Reserv	red		
80н to 8Fн	Reserved for CAN Interface 1. Refer to	"∎ CAN CO	NTROLLE	ERS"	
90н to 9Ан		Reserv	red		
9 В н	DMA Descriptor Channel Specification Register	DCSR	R/W		0000000в
9Сн	DMA Status Register L	DSRL	R/W	DMA	0000000в
9Dн	DMA Status Register H	DSRH	R/W		0000000в
9 Е н	Address Detect Control Register 0	PACSR0	R/W	Address Match Detection 0	0000000в
9 F н	Delayed Interrupt/Release Register	DIRR	R/W	Delayed Interrupt	XXXXXXX0 _B
А0н	Low-power Consumption Mode Control Register	LPMCR	W,R/W	Low Power Consumption Control Circuit	00011000в
А1н	Clock Selection Register	CKSCR	R,R/W	Low Power Consumption Control Circuit	11111100в
А2н, АЗн		Reserv	ed		

Address	Register	Abbrevia- tion	Access	Resource name	Initial value			
А4н	DMA Stop Status Register	DSSR	R/W	DMA	0000000в			
А5н	Automatic Ready Function Selection Register	ARSR	W	External Memory	0011XX00в			
А6н	External Address Output Control Register	HACR	W	Access	0000000в			
А7н	Bus Control Signal Selection Register	ECSR	W		000000Хв			
А8н	Watchdog Control Register	WDTC	R,W	Watchdog Timer	XXXXX111 _B			
А9н	Timebase Timer Control Register	TBTC	W,R/W	Timebase timer	1ХХ00100в			
AAH	Watch Timer Control Register	WTC	R,R/W	Watch Timer	1Х001000в			
ABн		Reserved						
АСн	DMA Enable Register L	DERL	R/W	DMA	0000000в			
ADн	DMA Enable Register H	DERH	R/W	DMA	0000000в			
АЕн	Flash Control Status Register (Flash Devices only. Otherwise reserved)	FMCS	R,R/W	Flash Memory	000Х0000в			
AFн	Reserved							
В0н	Interrupt Control Register 00	ICR00	W,R/W		00000111в			
В1н	Interrupt Control Register 01	ICR01	W,R/W		00000111в			
В2н	Interrupt Control Register 02	ICR02	W,R/W		00000111в			
В3н	Interrupt Control Register 03	ICR03	W,R/W		00000111в			
В4н	Interrupt Control Register 04	ICR04	W,R/W		00000111в			
В5н	Interrupt Control Register 05	ICR05	W,R/W		00000111в			
В6н	Interrupt Control Register 06	ICR06	W,R/W		00000111в			
В7н	Interrupt Control Register 07	ICR07	W,R/W	Interrupt Control	00000111в			
В8н	Interrupt Control Register 08	ICR08	W,R/W	interrupt Control	00000111в			
В9н	Interrupt Control Register 09	ICR09	W,R/W		00000111в			
ВАн	Interrupt Control Register 10	ICR10	W,R/W		00000111в			
ВВн	Interrupt Control Register 11	ICR11	W,R/W		00000111в			
ВСн	Interrupt Control Register 12	ICR12	W,R/W		00000111в			
BDн	Interrupt Control Register 13	ICR13	W,R/W		00000111в			
ВЕн	Interrupt Control Register 14	ICR14	W,R/W		00000111в			
BFн	Interrupt Control Register 15	ICR15	W,R/W		00000111в			
C0н to C9н		Reserved			(Continued			

Address	Register	Abbrevia- tion	Access	Resource name	Initial value	
САн	External Interrupt Enable Register 1	ENIR1	R/W		0000000в	
СВн	External Interrupt Source Register 1	EIRR1	R/W		XXXXXXXXB	
ССн	External Interrupt Level Register 1	ELVR1	R/W	External Interrupt 1	0000000в	
СDн	External Interrupt Level Register 1	ELVR1	R/W		0000000в	
СЕн	External Interrupt Source Select Register	EISSR	R/W		0000000в	
СГн	PLL/Sub clock Control register	PSCCR	W	PLL	XXXX0000b	
D0н	DMA Buffer Address Pointer L	BAPL	R/W		XXXXXXXXB	
D1н	DMA Buffer Address Pointer M	BAPM	R/W		XXXXXXXXB	
D 2н	DMA Buffer Address Pointer H	BAPH	R/W		XXXXXXXXB	
D3н	DMA Control Register	DMACS	R/W	DMA	XXXXXXXXB	
D4н	I/O Register Address Pointer L	IOAL	R/W	DIVIA	XXXXXXXXB	
D5н	I/O Register Address Pointer H	IOAH	R/W		XXXXXXXXB	
D 6н	Data Counter L	DCTL	R/W		XXXXXXXXB	
D7 н	Data Counter H	DCTH	R/W		XXXXXXXXB	
D8н	Serial Mode Register 2	SMR2	W,R/W		0000000в	
D 9н	Serial Control Register 2	SCR2	W,R/W		0000000в	
DАн	Reception/Transmission Data Register 2	RDR2/ TDR2	R/W		0000000в	
DBн	Serial Status Register 2	SSR2	R,R/W	UART2	00001000в	
DCн	Extended Communication Control Register 2	ECCR2	R,W, R/W	UAR12	000000XXв	
DDн	Extended Status/Control Register 2	ESCR2	R/W		00000100в	
DEн	Baud Rate Generator Register 20	BGR20	R/W		0000000в	
DFн	Baud Rate Generator Register 21	BGR21	R/W		0000000в	
EOH to EFH		Reserve	ed	•		
F0H to FFH		External a	area			
7900н to 7907н	Reserved					

Address	Register	Abbrevia- tion	Access	Resource name	Initial value
7908 н	Reload Register L4	PRLL4	R/W		XXXXXXXXB
7909 н	Reload Register H4	PRLH4	R/W	16-bit Programmable	XXXXXXXXB
790Ан	Reload Register L5	PRLL5	R/W	Pulse Generator 4/5	XXXXXXXXB
7 90Вн	Reload Register H5	PRLH5	R/W		XXXXXXXXB
790С н	Reload Register L6	PRLL6	R/W		XXXXXXXXB
790D н	Reload Register H6	PRLH6	R/W	16-bit Programmable	XXXXXXXXB
790Е н	Reload Register L7	PRLL7	R/W	Pulse Generator 6/7	XXXXXXXXB
790F н	Reload Register H7	PRLH7	R/W		XXXXXXXXB
7910 н	Reload Register L8	PRLL8	R/W		XXXXXXXXB
7911 н	Reload Register H8	PRLH8	R/W	16-bit Programmable Pulse	XXXXXXXXB
7912 н	Reload Register L9	PRLL9	R/W	Generator 8/9	XXXXXXXXB
7913 н	Reload Register H9	PRLH9	R/W		XXXXXXXXB
7914 н	Reload Register LA	PRLLA	R/W		XXXXXXXXB
7915 н	Reload Register HA	PRLHA	R/W	16-bit Programmable	XXXXXXXXB
7916 н	Reload Register LB	PRLLB	R/W	Pulse Generator A/B	XXXXXXXXB
7917 н	Reload Register HB	PRLHB	R/W		XXXXXXXXB
7918 ⊦	Reload Register LC	PRLLC	R/W		XXXXXXXXB
7919 ⊦	Reload Register HC	PRLHC	R/W	16-bit Programmable	XXXXXXXXB
791А н	Reload Register LD	PRLLD	R/W	Pulse Generator C/D	XXXXXXXXB
791B⊦	Reload Register HD	PRLHD	R/W		XXXXXXXXB
791C н	Reload Register LE	PRLLE	R/W		XXXXXXXXB
791D⊦	Reload Register HE	PRLHE	R/W	16-bit Programmable	XXXXXXXXB
791Е н	Reload Register LF	PRLLF	R/W	Pulse Generator E/F	XXXXXXXXB
791F⊦	Reload Register HF	PRLHF	R/W		XXXXXXXXB
7920 н	Input Capture Register 0	IPCP0	R		XXXXXXXXB
7921 н	Input Capture Register 0	IPCP0	R		XXXXXXXXB
7922 н	Input Capture Register 1	IPCP1	R	Input Capture 0/1	XXXXXXXXB
7923н	Input Capture Register 1	IPCP1	R		XXXXXXXXB
7924н to 7927н		Reserv	red		
7928 н	Input Capture Register 4	IPCP4	R		XXXXXXXX
7929н	Input Capture Register 4	IPCP4	R		XXXXXXXX
792Ан	Input Capture Register 5	IPCP5	R	Input Capture 4/5	XXXXXXXX
792В н	Input Capture Register 5	IPCP5	R	-	XXXXXXXXB
		I		1	(Continued)

Address	Register	Abbrevia- tion	Access	Resource name	Initial value
792С н	Input Capture Register 6	IPCP6	R		XXXXXXXX
792D н	Input Capture Register 6	IPCP6	R	Innut Conturo 6/7	XXXXXXXX
792Е н	Input Capture Register 7	IPCP7	R	Input Capture 6/7	XXXXXXXX
792F н	Input Capture Register 7	IPCP7	R		XXXXXXXX
7930н to 7937н		Reserve	ed		
7938 н	Output Compare Register 4	OCCP4	R/W		XXXXXXXX
7939 н	Output Compare Register 4	OCCP4	R/W	Output Compore 4/5	XXXXXXXX
793Ан	Output Compare Register 5	OCCP5	R/W	Output Compare 4/5	XXXXXXXX
793В н	Output Compare Register 5	OCCP5	R/W		XXXXXXXX
793Сн	Output Compare Register 6	OCCP6	R/W		XXXXXXXX
793D н	Output Compare Register 6	OCCP6	R/W	Output Compore 6/7	XXXXXXXX
793Ен	Output Compare Register 7	OCCP7	R/W	Output Compare 6/7	XXXXXXXX
793F н	Output Compare Register 7	OCCP7	R/W		XXXXXXXX
7940 H	Timer Data Register 0	TCDT0	R/W		0000000в
7941 н	Timer Data Register 0	TCDT0	R/W	I/O Timer 0	0000000в
7942 н	Timer Control Status Register 0	TCCSL0	R/W		0000000в
7943н	Timer Control Status Register 0	TCCSH0	R/W		OXXXXXX
7944 н	Timer Data Register 1	TCDT1	R/W		0000000в
7945 н	Timer Data Register 1	TCDT1	R/W	I/O Timer 1	0000000в
7946 H	Timer Control Status Register 1	TCCSL1	R/W		0000000в
7947 н	Timer Control Status Register 1	TCCSH1	R/W		0XXXXXXX
7948 н	Timer Degister 0/Delead Degister 0	TMR0/	R/W	16-bit Reload	XXXXXXXX
7949 H	- Timer Register 0/Reload Register 0	TMRLR0	R/W	Timer 0	XXXXXXXX
794Ан	Timer Desister 1/Delead Desister 1	TMR1/	R/W	16-bit Reload	XXXXXXXX
794В н	- Timer Register 1/Reload Register 1	TMRLR1	R/W	Timer 1	XXXXXXXX
794С н	Timer Degister 2/Delead Degister 2	TMR2/	R/W	16-bit Reload	XXXXXXXX
794D н	- Timer Register 2/Reload Register 2	TMRLR2	R/W	Timer 2	XXXXXXXX
794Е н	Timer Degister 2/Delead Degister 2	TMR3/	R/W	16-bit Reload	XXXXXXXX
794F н	Timer Register 3/Reload Register 3	TMRLR3	R/W	Timer 3	XXXXXXXX

Address	Register	Abbrevia- tion	Access	Resource name	Initial value		
7950н	Serial Mode Register 3	SMR3	W, R/W		0000000в		
7951 н	Serial Control Register 3	SCR3	W, R/W		0000000в		
7952н	Reception/Transmission Data Register 3	RDR3/ TDR3	R/W		0000000в		
7953 н	Serial Status Register 3	SSR3	R,R/W	UART3	00001000в		
7954 н	Extended Communication Control Register 3	ECCR3	R,W, R/W	UARTS	000000XXв		
7955 н	Extended Status/Control Register 3	ESCR3	R/W		00000100в		
7956 н	Baud Rate Generator Register 30	BGR30	R/W		0000000в		
7957 н	Baud Rate Generator Register 31	BGR31	R/W		0000000в		
7958н, 7959н		Reserve	ed				
7960н	Clock Monitor Function Control Register	CSVCR	R, R/W	Clock Monitor	00011100в		
7961н to 796Dн	Reserved						
796Е н	CAN Direct Mode Register	CDMR	R/W	CAN Clock Sync	XXXXXXX0B		
796F н		Reserve	ed				
7970 н	I ² C Bus Status Register 0	IBSR0	R		0000000в		
7971 н	I ² C Bus Control Register 0	IBCR0	W,R/W		0000000в		
7972н	I ² C 10-bit Slave Address Register 0	ITBAL0	R/W		0000000в		
7973н	TO TO DI Slave Address Register o	ITBAH0	R/W		0000000в		
7974 н	I ² C 10-bit Slave Address Mask Register	ITMKL0	R/W	I ² C Interface 0	11111111в		
7975 н	0	ITMKH0	R/W		00111111в		
7976 н	I ² C 7-bit Slave Address Register 0	ISBA0	R/W		0000000в		
7977 н	I ² C 7-bit Slave Address Mask Register 0	ISMK0	R/W		01111111в		
7978 н	I ² C data register 0	IDAR0	R/W		0000000в		
7979н, 797Ан		Reserve	ed		·		
797В н	I ² C Clock Control Register 0	ICCR0	R/W	I ² C Interface 0	00011111в		
797Сн to 79А1н		Reserve	əd				
79А2 н	Flash Write Control Register 0	FWR0	R/W		0000000в		
79АЗ н	Flash Write Control Register 1	FWR1	R/W	Dual Operation Flash	0000000в		
79А4 н	Sector Change Setting Register	SSR0	R/W	1 431	00XXXXX0 _B		
79А5н to 79С1н		Reserve	ed				

(Continued)

Address	Register	Abbrevia- tion	Access	Resource name	Initial value		
79С2 н	Setting Prohibited						
79С3н to 79DFн	Reserved						
79E0 н	Detect Address Setting Register 0	PADR0	R/W		XXXXXXXXB		
79E1 н	Detect Address Setting Register 0	PADR0	R/W		XXXXXXXXB		
79E2 н	Detect Address Setting Register 0	PADR0	R/W		XXXXXXXXB		
79ЕЗ н	Detect Address Setting Register 1	PADR1	R/W		XXXXXXXXB		
79E4 н	Detect Address Setting Register 1	PADR1	R/W	Address Match Detection 0	XXXXXXXXB		
79E5 н	Detect Address Setting Register 1	PADR1	R/W	Deteotion o	XXXXXXXXB		
79E6 н	Detect Address Setting Register 2	PADR2	R/W		XXXXXXXXB		
79E7 н	Detect Address Setting Register 2	PADR2	R/W		XXXXXXXXB		
79E8 н	Detect Address Setting Register 2	PADR2	R/W		XXXXXXXX		
79E9н to 79EFн		Reserve	ed		•		
79F0 н	Detect Address Setting Register 3	PADR3	R/W		XXXXXXXXB		
79F1 н	Detect Address Setting Register 3	PADR3	R/W		XXXXXXXXB		
79F2 н	Detect Address Setting Register 3	PADR3	R/W		XXXXXXXXB		
79F3 н	Detect Address Setting Register 4	PADR4	R/W		XXXXXXXXB		
79F4⊦	Detect Address Setting Register 4	PADR4	R/W	Address Match Detection 1	XXXXXXXXB		
79F5н	Detect Address Setting Register 4	PADR4	R/W	Detection	XXXXXXXXB		
79F6 н	Detect Address Setting Register 5	PADR5	R/W		XXXXXXXXB		
79F7 н	Detect Address Setting Register 5	PADR5	R/W		XXXXXXXXB		
79F8 н	Detect Address Setting Register 5	PADR5	R/W		XXXXXXXXB		
79F9н to 7BFFн		Reserve	ed				
7C00н to 7CFFн	Reserved for CAN Interface 1. Refer to "■ CAN CONTROLLERS"						
7D00н to 7DFFн	Reserved for CAN Interface 1. Refer to "■ CAN CONTROLLERS"						
7E00н to 7FFFн		Reserve	ed				

Notes : • Initial value of "X" represents unknown value.

 Any write access to reserved addresses in I/O map should not be performed. A read access to reserved addresses results reading "X".

CAN CONTROLLERS

The CAN controller has the following features :

- · Conforms to CAN Specification Version 2.0 Part A and B
 - Supports transmission/reception in standard frame and extended frame formats
- · Supports transmitting of data frames by receiving remote frames
- 16 transmitting/receiving message buffers
 - 29-bit ID and 8-byte data
 - Multi-level message buffer configuration
- Provides full-bit comparison, full-bit mask, acceptance register 0/acceptance register 1 for each message buffer as ID acceptance mask
 - Two acceptance mask registers in either standard frame format or extended frame formats
- Bit rate programmable from 10 Kbps to 2 Mbps (when input clock is at 16 MHz)

Address	Pagistor	Abbreviation	Access	Initial Value
CAN1	Register			initial value
000080н	Message buffer enable register	BVALR	R/W	0000000в
000081н	message buller enable register	DVALI	13/ 77	0000000в
000082н	Transmit request register	TREQR	R/W	0000000в
000083н	Transmit request register	INEQN	12/00	0000000в
000084н	- Transmit cancel register	TCANR	W	0000000в
000085н		TOANIX	vv	0000000в
000086н	Transmission complete register	TCR	R/W	0000000в
000087н		TOR		0000000в
000088н	Receive complete register	RCR	R/W	0000000в
000089н	Receive complete register	Keik	10/00	0000000в
00008Ан	Remote request receiving register	RRTRR	R/W	0000000в
00008Вн	Remote request receiving register		10/00	0000000в
00008Сн	Receive overrun register	ROVRR	R/W	0000000в
00008Dн	Receive overruit register			0000000в
00008Eн	Reception interrupt	RIER	R/W	0000000в
00008Fн	enable register		1 1/ 1 1	0000000в

List of Control Registers

Address	Register	Abbreviation	Access	Initial Value	
CAN1	Register	Abbreviation	ALLESS		
007D00н	Control status register	CSR	R/W, W	OXXXXOX1 _B	
007D01н		USK	R/W, R	00XXX000b	
007D02н	Last event indicator register	LEIR	R/W	000Х0000в	
007D03н		LEIK	r/vv	XXXXXXXXB	
007D04н	Receive/transmit error counter	RTEC	R	0000000в	
007D05н		RIEC		0000000в	
007D06н	Bit timing register	BTR	R/W	11111111в	
007D07н	 Bit timing register 	DIK	N/ VV	Х111111в	
007D08н	– IDE register	IDER	R/W	XXXXXXXXB	
007D09н				XXXXXXXXB	
007D0Aн	- Transmit RTR register	TRTRR	R/W	0000000в	
007D0Bн			N/ V V	0000000в	
007D0Cн	Remote frame receive waiting register	RFWTR	R/W	XXXXXXXXB	
007D0Dн			N/ VV	XXXXXXXXB	
007D0Eн	Transmit interrupt	TIER	R/W	0000000в	
007D0Fн	enable register	HER		0000000в	
007D10н				XXXXXXXXB	
007D11н	Acceptance mask	AMSR	R/W	XXXXXXXXB	
007D12н	select register	AWGR		XXXXXXXXB	
007D13н				XXXXXXXXB	
007D14н				XXXXXXXXB	
007D15н	Acceptance mask register 0	AMR0	R/W	XXXXXXXXB	
007D16н				XXXXXXXXB	
007D17н				XXXXXXXXB	
007D18н				XXXXXXXXB	
007D19н	Acceptance mask register 1	AMR1	R/W	XXXXXXXXB	
007D1Aн				XXXXXXXX	
007D1Bн	7			XXXXXXXXB	

_

Address	Pogister	Abbreviation	Access		
CAN1	- Register	Abbreviation	Access	Initial Value	
007С00н	General-purpose RAM			XXXXXXXXB	
to 007C1F⊦			R/W	to XXXXXXXB	
007C20н				XXXXXXXXB	
007C21 н		IDR0	R/W	XXXXXXXX _B	
007С22н	ID register 0	IDRU	K/W	XXXXXXXXB	
007С23н				XXXXXXXXB	
007C24н				XXXXXXXXB	
007C25н	- ID register 1	IDR1	R/W	XXXXXXXXB	
007C26н		IDKT	R/VV	XXXXXXXXB	
007С27 н				XXXXXXXXB	
007С28 н				XXXXXXXXB	
007С29 н	ID register 2	IDR2	R/W	XXXXXXXXB	
007С2Ан		IDR2	K/W	XXXXXXXXB	
007С2Вн				XXXXXXXXB	
007С2Сн				XXXXXXXX	
007C2Dн			DAA	XXXXXXXXAB	
007С2Ен	ID register 3	IDR3	R/W –	XXXXXXXXB	
007C2Fн				XXXXXXXXB	
007С30н				XXXXXXXXB	
007C31 н			D AA/	XXXXXXXXB	
007С32н	- ID register 4	IDR4	R/W –	XXXXXXXXB	
007С33н				XXXXXXXXB	
007C34н				XXXXXXXX	
007C35н	- ID so sister 5		DAA	XXXXXXXXB	
007С36 н	- ID register 5	IDR5	R/W –	XXXXXXXXB	
007С37 н				XXXXXXXXB	
007C38н			1 1	XXXXXXXX	
007С39 н			DAA	XXXXXXXXB	
007СЗАн	ID register 6	IDR6	R/W –	XXXXXXXX	
007C3Bн	-			XXXXXXXXB	
007С3Сн			1	XXXXXXXX	
007C3Dн	- ID register 7			XXXXXXXXB	
007С3Ен		IDR7	R/W –	XXXXXXXXB	
007C3Fн				XXXXXXXXB	

List of Message	Buffers	(ID Registers)	
_lot of moodage	D anoi o	(

Address	Register	Abbreviation	Access	Initial Value
CAN1	Negister		AUCE33	
007C40н				XXXXXXXX _B
007C41н	ID register 8	IDR8	R/W	XXXXXXXXB
007C42н	ID register o	IDIKO		XXXXXXXX _B
007C43н				XXXXXXXXB
007C44н				XXXXXXXX _B
007C45н	ID register 9	IDR9	R/W	XXXXXXXXB
007C46н	id register 9	IDK9		XXXXXXXXB
007C47н				XXXXXXXXB
007С48н				XXXXXXXXB
007C49н	ID register 10	IDR10	R/W	XXXXXXXXB
007С4Ан	ID register 10			XXXXXXXXB
007С4Вн				XXXXXXXXB
007С4Сн				XXXXXXXXB
007C4Dн	ID register 11	er 11 IDR11 R/W	R/W -	XXXXXXXXB
007C4Eн	ID register 11			XXXXXXXXB
007C4Fн				XXXXXXXXB
007C50н				XXXXXXXXB
007C51н	ID register 12	IDR12	R/W	XXXXXXXXB
007C52н	ID register 12	IDRIZ	R/W	XXXXXXXXB
007С53н				XXXXXXXXB
007C54н				XXXXXXXXB
007C55н	ID register 12	IDR13	R/W	XXXXXXXXB
007С56н	ID register 13	13		XXXXXXXXB
007C57н				XXXXXXXXB
007C58н				XXXXXXXXB
007С59н	ID register 14	IDR14	R/W	XXXXXXXXB
007С5Ан	ID register 14	IUK 14		XXXXXXXXB
007С5Вн				XXXXXXXXB
007С5Сн				XXXXXXXXB
007C5Dн	ID register 15			XXXXXXXXB
007C5Eн	ID register 15	IDR15	R/W	XXXXXXXXB
007C5Fн				XXXXXXXXB

Address	Decister	Abbreviation	A	Initial Value
CAN1	Register	Appreviation	Access	Initial value
007С60н	DLC register 0	DLCR0	R/W	XXXXXXXXB
007С61 н	DEC register 0	DECINO		ЛЛЛЛЛЛВ
007С62н	DLC register 1	DLCR1	R/W	XXXXXXXXB
007С63н	DLC register 1	DLORI		ллллллв
007C64н	DLC register 2	DLCR2	R/W	XXXXXXXXB
007С65 н	DLC register 2	DLCKZ		ллллллв
007С66н	DLC register 3	DLCR3	R/W	XXXXXXXXB
007C67н	DLC register 3	DLOKS		ллллллв
007C68н	DI C register 4	DLCR4	R/W	XXXXXXXXB
007C69н	DLC register 4	DLCR4	r./ v v	ллллллв
007С6Ан	DI C register E	DLCR5	R/W	VVVVVVv-
007С6Вн	DLC register 5	DLCR5	r/ vv	XXXXXXXAB
007С6Сн	DLC register 6	DLCR6	R/W	XXXXXXXXB
007C6Dн	DLC register 0	DECINO		ХХХХХХХХВ
007С6Ен	DLC register 7	DLCR7	R/W	XXXXXXXXB
007C6Fн		DLORY		ллллллв
007C70н	DLC register 8	DLCR8	R/W	XXXXXXXXB
007C71н	DLC register o	DLCKO		ллллллв
007С72н	DLC register 9	DLCR9	R/W	XXXXXXXX _B
007C73н	DLO register 9	DEGING	10,00	XXXXXXXXA
007C74н	DLC register 10	DLCR10	R/W	XXXXXXXXB
007C75н	DEC legister 10	DEGITIO	10,00	ЛЛЛЛЛЛЬ
007C76н	DLC register 11	DLCR11	R/W	XXXXXXXX _B
007С77 н	DEC register 11	DEGITI	10,00	ЛЛЛЛЛЛЬ
007C78 н	DLC register 12	DLCR12	R/W	XXXXXXXXB
007С79 н				
007С7Ан	DLC register 13	DLCR13	R/W	XXXXXXXXB
007C7Bн		DEORTS		
007С7Сн	DLC register 14	DLCR14	R/W	XXXXXXXXB
007C7Dн	DLO TEGISIEI 14	DLON 14		
007C7Eн	DLC register 15	DLCR15	R/W	XXXXXXXXB
007C7Fн	DEC TEGISLET 15	DECKIS		

List of Message Buffers (DLC Registers and Data Registers)

Address	- Register	Abbreviation	Access	Initial Value
CAN1		ADDIEVIALIUII	ALLE33	
007С80н to 007С87н	Data register 0 (8 bytes)	DTR0	R/W	XXXXXXXXAB to XXXXXXXAB
007С88н to 007С8Fн	to Data register 1 DTR1		R/W	XXXXXXXXAB to XXXXXXXXAB
007С90н to 007С97н	Data register 2 (8 bytes)	DTR2 R/W		XXXXXXXXAB to XXXXXXXXAB
007С98н to 007С9Fн	to Data register 3 DTR3		R/W	XXXXXXXXAB to XXXXXXXXAB
007CA0н to 007CA7н	Data register 4 (8 bytes)	DTR4	R/W	XXXXXXXXXB to XXXXXXXXB
007CA8н to 007CAFн	to Data register 5 DTR5		R/W	XXXXXXXXAB to XXXXXXXAB
007CB0н to 007CB7н	Data register 6 (8 bytes) DTR6 R/V		R/W	XXXXXXXXAB to XXXXXXXXAB
007CB8н to 007CBFн	Data register 7 (8 bytes)	DTR7	R/W	XXXXXXXXXB to XXXXXXXXB
007СС0н to 007СС7н	Data register 8 (8 bytes)	DTR8	R/W	XXXXXXXXAB to XXXXXXXAB
007СС8н to 007ССFн	Data register 9 (8 bytes)	DTR9	R/W	XXXXXXXXAB to XXXXXXXXAB
007CD0н to 007CD7н	Data register 10 (8 bytes)	DTR10	R/W	XXXXXXXXAB to XXXXXXXXAB
007CD8н to 007CDFн	Data register 11 (8 bytes)	DTR11	R/W	XXXXXXXXAB to XXXXXXXXAB
007CE0н to 007CE7н	Data register 12 (8 bytes)			XXXXXXXXAB to XXXXXXXXAB
007CE8H Data register 13 to (8 bytes)		DTR13	R/W	XXXXXXXXXB to XXXXXXXXB

Address	Register	Abbreviation	Access	Initial Value
CAN1				
007CF0н to 007CF7н	Data register 14 (8 bytes)	DTR14	R/W	XXXXXXXXB to XXXXXXXXB
007CF8н to 007CFFн	Data register 15 (8 bytes)	DTR15	R/W	XXXXXXXXB to XXXXXXXB

■ INTERRUPT FACTORS, INTERRUPT VECTORS, INTERRUPT CONTROL REGISTER

Interrupt cause	El ² OS corre-	DMA ch	Interru	pt vector	Interrupt control register		
	sponding	number	Number	Address	Number	Address	
Reset	N	_	#08	FFFFDC H			
INT9 instruction	N		#09	FFFFD8н			
Exception	N		#10	FFFFD4H			
Reserved	N	_	#11	FFFFD0H	ICR00	000080	
Reserved	N		#12	FFFFCC H	ICRUU	0000В0н	
CAN 1 RX / Input Capture 6	Y1	_	#13	FFFFC8H	ICR01	0000B1н	
CAN 1 TX/NS / Input Capture 7	Y1		#14	FFFFC4H	ICRUI	UUUUD IH	
l ² C	N		#15	FFFFC0H	ICR02	0000B2н	
Reserved	N	_	#16	FFFFBC H	ICRUZ	UUUUDZH	
16-bit Reload Timer 0	Y1	0	#17	FFFFB8 _H	ICR03	000082	
16-bit Reload Timer 1	Y1	1	#18	FFFFB4н	ICRUS	0000ВЗн	
16-bit Reload Timer 2	Y1	2	#19	FFFFB0H	ICR04	0000B4н	
16-bit Reload Timer 3	Y1	_	#20	FFFFAC H	ICR04	0000 04 H	
PPG 4/5	N		#21	FFFFA8H	ICR05	0000B5н	
PPG 6/7	N	_	#22	FFFFA4H		UUUUDOH	
PPG 8/9/C/D	N		#23	FFFFA0H	ICR06	0000В6н	
PPG A/B/E/F	N		#24	FFFF9CH	ICRUD		
Timebase Timer	N	_	#25	FFFF98H	ICR07	0000 B7 н	
External Interrupt 8 to 11	Y1	3	#26	FFFF94н		0000 0 7H	
Watch Timer	N	_	#27	FFFF90H	ICR08	0000B8н	
External Interrupt 12 to 15	Y1	4	#28	FFFF8CH	ICRUO	UUUUDOH	
A/D Converter	Y1	5	#29	FFFF88н	ICR09	0000000	
I/O Timer 0 / I/O Timer 1	N		#30	FFFF84н	ICRU9	0000В9н	
Input Capture 4/5	Y1	6	#31	FFFF80H	ICR10	0000ВАн	
Output Compare 4/5	Y1	7	#32	FFFF7C _H	ICKIU	UUUUDAH	
Input Capture 0/1	Y1	8	#33	FFFF78⊦		0000000	
Output Compare 6/7	Y1	9	#34	FFFF74 _H	ICR11	0000BBн	
Reserved	N	10	#35	FFFF70⊦		0000ВСн	
Reserved	N	11	#36	FFFF6CH	ICR12	UUUUDCH	
UART 3 RX	Y2	12	#37	FFFF68⊦	ICR13	000080	
UART 3 TX	Y1	13	#38	FFFF64⊦		0000BDн	

(Continued)

Interrupt cause	El ² OS corre-	DMA ch number	Interrup	ot vector	Interrupt control register		
	sponding	number	Number	Address	Number	Address	
UART 2 RX	Y2	14	#39	FFFF60H	ICR14	0000BEH	
UART 2 TX	Y1	15	#40	FFFF5CH		UUUUDEH	
Flash Memory	N		#41	FFFF58⊦	ICR15	0000BFн	
Delayed interrupt	N		#42	FFFF54⊦	10115	UUUUDFH	

Y1 : Usable

Y2 : Usable, with EI2OS stop function

N : Unusable

Notes : • The peripheral resources sharing the ICR register have the same interrupt level.

- When two peripheral resources share the ICR register, only one can use El²OSat a time.
- When either of the two peripheral resources sharing the ICR register specifies EI²OS, the other one cannot use interrupts.

■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

Parameter	Symbol	Rat	ing	Unit	Remarks
Tarameter	Symbol	Min	Max	Onit	Remarks
	Vcc	Vss - 0.3	Vss + 6.0	V	
Power supply voltage*1	AVcc	Vss - 0.3	Vss + 6.0	V	Vcc = AVcc*2
	AVRH	Vss - 0.3	Vss + 6.0	V	AVcc ≥ AVRH*2
Input voltage*1	Vı	Vss - 0.3	Vss + 6.0	V	*3
Output voltage*1	Vo	Vss - 0.3	Vss + 6.0	V	*3
Maximum Clamp Current		-4.0	+4.0	mA	*5
Total Maximum Clamp Current	Σ Iclamp		40	mA	*5
"L" level maximum output current	lol	_	15	mA	*4
"L" level average output current	IOLAV		4	mA	*4
"L" level maximum overall output current	ΣΙοι		100	mA	*4
"L" level average overall output current	ΣΙοιαν	_	50	mA	*4
"H" level maximum output current	Іон	_	-15	mA	*4
"H" level average output current	Іонач	_	-4	mA	*4
"H" level maximum overall output current	ΣІон	_	-100	mA	*4
"H" level average overall output current	ΣΙοήαν	_	-50	mA	*4
			240	mW	$\begin{array}{l} MB90F351(S),\ MB90F352(S)\\ +105\ ^{\circ}C < T_{A} \leq +125\ ^{\circ}C,\\ Normal\ operation\ :\ maximum\\ frequency\ 16\ MHz \end{array}$
Power consumption	PD		320	mW	$\begin{array}{l} MB90F351(S),\ MB90F352(S)\\ -40\ ^{\circ}C < T_{A} \leq +105\ ^{\circ}C,\\ Normal\ operation:\ maximum\\ frequency\ 24\ MHz \end{array}$
			320	mW	Device other than above
	Ta	-40	+105	°C	
Operating temperature	IA	-40	+125	°C	*6
Storage temperature	Tstg	-55	+150	°C	

(Continued)


- *1: This parameter is based on Vss = AVss = 0 V
- *2: Set AVcc and Vcc to the same voltage. Make sure that AVcc does not exceed Vcc and that the voltage at the analog inputs does not exceed AVcc when the power is switched on.
- *3: V_I and V_O should not exceed V_{CC} + 0.3 V. V_I should not exceed the specified ratings. However if the maximum current to/from an input is limited by some means with external components, the I_{CLAMP} rating supersedes the V_I rating.

*4: Applicable to pins: P00 to P07, P10 to P17, P20 to P25, P30 to P37, P40 to P45, P50 to P56, P60 to P67

*5: • Applicable to pins: P00 to P07, P10 to P17, P20 to P25, P30 to P37, P40 to P45,

P50 to P56 (for evaluation device : P50 to P55) , P60 to P67

- Use within recommended operating conditions.
- Use at DC voltage (current)
- The +B signal should always be applied a limiting resistance placed between the +B signal and the microcontroller.
- The value of the limiting resistance should be set so that when the +B signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
- Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the Vcc pin, and this may affect other devices.
- Note that if a +B signal is input when the microcontroller power supply is off (not fixed at 0 V), the power supply is provided from the pins, so that incomplete operation may result.
- Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting power supply voltage may not be sufficient to operate the power-on reset.
- Care must be taken not to leave the +B input pin open.
- Sample recommended circuits:



*6 : If used exceeding $T_A = +105 \text{ °C}$, be sure to contact Fujitsu for reliability limitations.


WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.


Parameter	Symbol		Value		Unit	Remarks
Farameter	Symbol	Min	Тур	Мах	Unit	Remarks
		4.0	5.0	5.5	V	Under normal operation
Power supply voltage	Vcc, AVcc	3.5	5.0	5.5	V	Under normal operation, when not using the A/D converter and not Flash programming.
	AVCC	4.5	5.0	5.5	V	When External bus is used.
		3.0		5.5	V	Maintains RAM data in stop mode
Smooth capacitor	Cs	0.1	_	1.0	μF	Use a ceramic capacitor or capacitor of better AC characteristics. Bypass capacitor at the Vcc pin should be greater than this capacitor.
		-40		+105	°C	MB90F352(S) $f_{CP} \leq 24MHz$
Operating temperature	TA	-40		+125	°C	*, MB90F352(S) fcp \leq 16MHz, Devices with A-suffix

2. Recommended Operating Conditions

(Vss = AVss = 0 V)

* : If used exceeding $T_A = +105$ °C, be sure to contact Fujitsu for reliability limitations.





WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

3. DC Characteristics

 $\begin{array}{l} (MB90F352(S)/MB90F351(S): \ T_{A} = -40 \ ^{\circ}C \ to \ +105 \ ^{\circ}C, \ V_{CC} = 5.0 \ V \pm 10\%, \ f_{CP} \leq 24 \ MHz, \ V_{SS} = AV_{SS} = 0 \ V) \\ (MB90F352(S)/MB90F351(S): \ T_{A} = -40 \ ^{\circ}C \ to \ +125 \ ^{\circ}C, \ V_{CC} = 5.0 \ V \pm 10\%, \ f_{CP} \leq 16 \ MHz, \ V_{SS} = AV_{SS} = 0 \ V) \\ (Device \ other \ than \ above: \ T_{A} = -40 \ ^{\circ}C \ to \ +125 \ ^{\circ}C, \ V_{CC} = 5.0 \ V \pm 10\%, \ f_{CP} \leq 24 \ MHz, \ V_{SS} = AV_{SS} = 0 \ V) \\ \end{array}$

Deremeter	Sym-	Pin	Condition		Value		l lmit	Domorko
Parameter	bol	PIN	Condition	Min	Тур	Max	Unit	Remarks
	Vihs	_		0.8 Vcc		Vcc+0.3	V	Pin inputs if CMOS hysteresis input levels are selected (except P12, P15, P44, P45, P50)
	Viha	_	_	0.8 Vcc	_	Vcc + 0.3	V	Pin inputs if AUTOMOTIVE input levels are selected
Input H voltage	VIHT			2.0		Vcc + 0.3	V	Pin inputs if TTL input levels are selected
(At Vcc = 5 V ± 10%)	Vcc =	_	_	0.7 Vcc	_	Vcc + 0.3	V	P12, P15, P50 inputs if CMOS input levels are selected
		_	_	0.7 Vcc	_	Vcc + 0.3	V	P44, P45 inputs if CMOS hysteresis input levels are selected
	Vihr	_	_	0.8 Vcc		Vcc + 0.3	V	RST input pin (CMOS hysteresis)
	Vінм			Vcc-0.3		Vcc + 0.3	V	MD input pin
	Vils		_	Vss - 0.3		0.2 Vcc	V	Pin inputs if CMOS hysteresis input levels are selected (except P12, P15, P44, P45, P50)
	Vila			Vss - 0.3	_	0.5 Vcc	V	Pin inputs if AUTOMOTIVE input levels are selected
Input L voltage	Vilt	_		Vss - 0.3		0.8	V	Pin inputs if TTL input levels are selected
(At Vcc = 5 V ± 10%)	Vils	_		Vss - 0.3	_	0.3 Vcc	V	P12, P15, P50 inputs if CMOS input levels are selected
	Vill	_		Vss - 0.3	_	0.3 Vcc	V	P44, P45 inputs if CMOS hysteresis input levels are selected
	Vilr			Vss - 0.3		0.2 Vcc	V	RST input pin (CMOS hysteresis)
	VILM			$V_{\text{SS}}-0.3$		Vss + 0.3	V	MD input pin
Output H voltage	Vон	Normal outputs	$V_{CC} = 4.5 \text{ V},$ $I_{OH} = -4.0 \text{ mA}$	Vcc-0.5		_	V	
Output H voltage	Vоні	I ² C current outputs	$V_{CC} = 4.5 \text{ V},$ $I_{OH} = -3.0 \text{ mA}$	Vcc-0.5			V	

 $\begin{array}{l} (MB90F352(S)/MB90F351(S): T_{A} = -40 \ ^{\circ}C \ to +105 \ ^{\circ}C, \ Vcc = 5.0 \ V \pm 10\%, \ f_{CP} \leq 24 \ MHz, \ Vss = AVss = 0 \ V) \\ (MB90F352(S)/MB90F351(S): T_{A} = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ Vcc = 5.0 \ V \pm 10\%, \ f_{CP} \leq 16 \ MHz, \ Vss = AVss = 0 \ V) \\ (Device \ other \ than \ above: T_{A} = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ Vcc = 5.0 \ V \pm 10\%, \ f_{CP} \leq 24 \ MHz, \ Vss = AVss = 0 \ V) \\ \end{array}$

	Sym-		A = -40 C to $+125$ C, Vcc = 5	-	Value			
Parameter	bol	Pin	Condition	Min	Тур	Max	Unit	Remarks
Output L voltage	Vol	Normal outputs	Vcc = 4.5 V, Io∟ = 4.0 mA			0.4	V	
Output L voltage	Voli	I ² C current outputs	Vcc = 4.5 V, Io∟ = 3.0 mA			0.4	V	
Input leak current	lι∟		Vcc = 5.5 V, Vss <vi<vcc< td=""><td>- 1</td><td></td><td>1</td><td>μA</td><td></td></vi<vcc<>	- 1		1	μA	
Pull-up resistance	Rup	P00 to P07, P10 to P17, P20 to P25, P30 to P37, RST		25	50	100	kΩ	
Pull-down resistance	Rdown	MD2	_	25	50	100	kΩ	Except Flash memory devices
			$V_{cc} = 5.0 V$, Internal frequency : 24 MHz, At normal operation.	_	48	60	mA	
	Icc		$V_{cc} = 5.0 V$, Internal frequency : 24 MHz, At writing FLASH memory.	_	53	65	mA	Flash memory devices
			$V_{cc} = 5.0 V$, Internal frequency : 24 MHz, At erasing FLASH memory.	_	58	70	mA	Flash memory devices
	lccs		$V_{cc} = 5.0 V$, Internal frequency : 24 MHz, At Sleep mode.	_	25	35	mA	
Power supply	Істѕ	Vcc	Vcc = 5.0 V, Internal frequency : 2 MHz,		0.3	0.8	mA	Devices without "T"-suffix
current		100	At Main Timer mode		0.4	1.0	mA	Devices with "T"-suffix
	ICTSPLL6		$V_{cc} = 5.0 V$, Internal frequency : 24 MHz, At PLL Timer mode, external frequency = 4 MHz	_	4	7	mA	
	Icc∟		$V_{cc} = 5.0 V$, Internal frequency: 8 kHz, During stopping clock monitor function, At sub clock operation $T_A = +25^{\circ}C$		70	140	μΑ	MB90F351 MB90F352 MB90F352A MB90F355A MB90F356A MB90F357A MB90351A MB90352A MB90356A MB90357A

 $\begin{array}{l} (MB90F352(S)/MB90F351(S): T_{A} = -40 \ ^{\circ}C \ to +105 \ ^{\circ}C, \ Vcc = 5.0 \ V \pm 10\%, \ f_{CP} \leq 24 \ MHz, \ Vss = AVss = 0 \ V) \\ (MB90F352(S)/MB90F351(S): T_{A} = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ Vcc = 5.0 \ V \pm 10\%, \ f_{CP} \leq 16 \ MHz, \ Vss = AVss = 0 \ V) \\ (Device \ other \ than \ above: T_{A} = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ Vcc = 5.0 \ V \pm 10\%, \ f_{CP} \leq 24 \ MHz, \ Vss = AVss = 0 \ V) \\ \end{array}$

Parameter	Sym-		Condition		Value		Unit	Remarks	
Parameter	bol	Pin	Condition	Min	Тур	Max	Unit	Remarks	
			$V_{cc} = 5.0 V$, Internal frequency: 8 kHz, During operating clock monitor function, At sub clock operation $T_A = +25^{\circ}C$	_	100	200	μΑ	MB90F356A MB90F357A MB90356A MB90357A	
			$V_{CC} = 5.0 V$, Internal CR oscillation/ 4 division, At sub clock operation $T_A = +25^{\circ}C$	_	100	200	μA	MB90F356AS MB90F357AS MB90356AS MB90357AS	
	IccL		$V_{cc} = 5.0 V$, Internal frequency: 8 kHz, During stopping clock monitor function, At sub clock operation $T_A = +25^{\circ}C$		120	240	μΑ	MB90F351TA MB90F352TA MB90F356TA MB90F357TA MB90351TA MB90352TA MB90356TA MB90357TA	
Power supply current		Vcc	Vcc $Vcc = 5.0 V$, Internal frequency: 8 kHz, During operating clock monitor function, At sub clock operation $T_A = +25^{\circ}C$		150	300	μΑ	MB90F356TA MB90F357TA MB90356TA MB90357TA	
			$V_{CC} = 5.0 V$, Internal CR oscillation/ 4 division, At sub clock operation $T_A = +25^{\circ}C$		150	300	μA	MB90F356TAS MB90F357TAS MB90356TAS MB90357TAS	
	Iccls		$V_{CC} = 5.0 V$, Internal frequency: 8 kHz, During stopping clock monitor function, At sub sleep $T_A = +25^{\circ}C$		20	50	μΑ	MB90F351 MB90F352 MB90F351A MB90F352A MB90F356A MB90F357A MB90351A MB90352A MB90356A MB90357A	

 $\begin{array}{l} (MB90F352(S)/MB90F351(S): T_{A} = -40 \ ^{\circ}C \ to +105 \ ^{\circ}C, \ V_{CC} = 5.0 \ V \pm 10\%, \ f_{CP} \leq 24 \ MHz, \ V_{SS} = AV_{SS} = 0 \ V) \\ (MB90F352(S)/MB90F351(S): T_{A} = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ V_{CC} = 5.0 \ V \pm 10\%, \ f_{CP} \leq 16 \ MHz, \ V_{SS} = AV_{SS} = 0 \ V) \\ (Device \ other \ than \ above: T_{A} = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ V_{CC} = 5.0 \ V \pm 10\%, \ f_{CP} \leq 24 \ MHz, \ V_{SS} = AV_{SS} = 0 \ V) \\ \end{array}$

Denemeter	Sym-	Dia	Condition	Ì	Value		Unit	Bernerike
Parameter	bol	Pin	Condition	Min	Тур	Max	Unit	Remarks
			$V_{CC} = 5.0 V$, Internal frequency: 8 kHz, During operating clock monitor function, At sub sleep $T_A = +25^{\circ}C$	_	60	200	μΑ	MB90F356A MB90F357A MB90356A MB90357A
		Vcc	$V_{CC} = 5.0 V,$ Internal CR oscillation/ 4 division, At sub sleep $T_A = +25^{\circ}C$	_	60	200	μA	MB90F356AS MB90F357AS MB90356AS MB90357AS
	ICCLS		$V_{cc} = 5.0 V$, Internal frequency: 8 kHz, During stopping clock monitor function, At sub sleep $T_A = +25^{\circ}C$		70	150	μΑ	MB90F351TA MB90F352TA MB90F356TA MB90F357TA MB90351TA MB90352TA MB90356TA MB90357TA
Power supply current			$V_{cc} = 5.0 V$, Internal frequency: 8 kHz, During operating clock monitor function, At sub sleep $T_A = +25^{\circ}C$		110	300	μΑ	MB90F356TA MB90F357TA MB90356TA MB90357TA
			$V_{CC} = 5.0 V,$ Internal CR oscillation/ 4 division, At sub sleep $T_A = +25^{\circ}C$	_	110	300	μΑ	MB90F356TAS MB90F357TAS MB90356TAS MB90357TAS
Ісст			$V_{cc} = 5.0 V$, Internal frequency: 8 kHz, During stopping clock monitor function, At watch mode $T_A = +25^{\circ}C$		10	35	μΑ	MB90F351 MB90F352 MB90F351A MB90F352A MB90F356A MB90F357A MB90351A MB90352A MB90356A MB90357A

(Continued)

 $\begin{array}{l} (MB90F352(S)/MB90F351(S): T_{A} = -40 \ ^{\circ}C \ to +105 \ ^{\circ}C, \ Vcc = 5.0 \ V \pm 10\%, \ f_{CP} \leq 24 \ MHz, \ Vss = AVss = 0 \ V) \\ (MB90F352(S)/MB90F351(S): T_{A} = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ Vcc = 5.0 \ V \pm 10\%, \ f_{CP} \leq 16 \ MHz, \ Vss = AVss = 0 \ V) \\ (Device \ other \ than \ above: T_{A} = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ Vcc = 5.0 \ V \pm 10\%, \ f_{CP} \leq 24 \ MHz, \ Vss = AVss = 0 \ V) \\ \end{array}$

Parameter	Sym-	Pin	Condition		Value		Unit	Remarks
Parameter	bol	Pin	Condition	Min	Тур	Max	Unit	Remarks
Power supply current			$V_{CC} = 5.0 V$, Internal frequency: 8 kHz, During operating clock monitor function, At watch mode $T_A = +25^{\circ}C$	_	25	150	μΑ	MB90F356A MB90F357A MB90356A MB90357A
		Vcc	$V_{cc} = 5.0 V$, Internal CR oscillation/ 4 division, At watch mode $T_A = +25^{\circ}C$	_	25	150	μΑ	MB90F356AS MB90F357AS MB90356AS MB90357AS
	Ісст Vc		$V_{cc} = 5.0 V$, Internal frequency: 8 kHz, During stopping clock monitor function, At watch mode $T_A = +25^{\circ}C$	_	60	140	μΑ	MB90F351TA MB90F352TA MB90F356TA MB90F357TA MB90351TA MB90352TA MB90356TA MB90357TA
			$V_{cc} = 5.0 V$, Internal frequency: 8 kHz, During operating clock monitor function, At watch mode $T_A = +25^{\circ}C$		80	250	μΑ	MB90F356TA MB90F357TA MB90356TA MB90357TA
			$V_{CC} = 5.0 V$, Internal CR oscillation/ 4 division, At watch mode $T_A = +25^{\circ}C$	_	80	250	μΑ	MB90F356TAS MB90F357TAS MB90356TAS MB90357TAS
	Vcc = 5.0 V Iccн At Stop mo			_	7	25	μA	Devices without "T"-suffix
	$T_A = +25^{\circ}C$		$T_{A} = +25^{\circ}C$	_	60	130	μA	Devices with "T"-suffix
Input capacity	CIN	Other than AVRH, Vcc,	C, AVcc, AVss,	_	5	15	pF	

4. AC Characteristics

(1) Clock Timing


 $\begin{array}{l} (MB90F352(S)/MB90F351(S): T_{A}=-40\ ^{\circ}C\ to\ +105\ ^{\circ}C,\ V_{Cc}=5.0\ V\pm\ 10\%,\ f_{CP}\leq 24\ MHz,\ V_{SS}=AV_{SS}=0\ V) \\ (MB90F352(S)/MB90F351(S): T_{A}=-40\ ^{\circ}C\ to\ +125\ ^{\circ}C,\ V_{Cc}=5.0\ V\pm\ 10\%,\ f_{CP}\leq 16\ MHz,\ V_{SS}=AV_{SS}=0\ V) \\ (Device\ other\ than\ above:\ T_{A}=-40\ ^{\circ}C\ to\ +125\ ^{\circ}C,\ V_{Cc}=5.0\ V\pm\ 10\%,\ f_{CP}\leq 24\ MHz,\ V_{SS}=AV_{SS}=0\ V) \\ \end{array}$


Parameter	Symbol	Pin		Value		Unit	Remarks
Farameter	Symbol	FIII	Min	Тур	Мах	Unit	Reindiks
			3	—	16	MHz	1/2 (at PLL stop) When using an oscillation circuit
			4	—	16	MHz	1 multiplied PLL When using an oscillation circuit
		X0, X1	4		12	MHz	2 multiplied PLL When using an oscillation circuit
		AU, AT	4		8	MHz	3 multiplied PLL When using an oscillation circuit
			4		6	MHz	4 multiplied PLL When using an oscillation circuit
	fc			—	4	MHz	6 multiplied PLL When using an oscillation circuit
Clock frequency			3		24	MHz	1/2 (at PLL stop), When using an external clock
		XO	4		24	MHz	1 multiplied PLL When using an external clock
			4		12	MHz	2 multiplied PLL When using an external clock
			4	—	8	MHz	3 multiplied PLL When using an external clock
			4		6	MHz	4 multiplied PLL When using an external clock
			_		4	MHz	6 multiplied PLL When using an external clock
	fc∟	X0A, X1A		32.768	100	kHz	
	t a:	X0, X1	62.5		333	ns	When using an oscillation circuit
Clock cycle time	tcy∟	X0	41.67	—	333	ns	When using an external clock
	t CYLL	X0A, X1A	10	30.5	_	μs	
Input clock pulse width	Pwh, Pwl	X0	10			ns	Duty ratio is about 30% to 70%.
	PWHL, PWLL	X0A	5	15.2		μs	
Input clock rise and fall time	tcr, tcf	X0			5	ns	When using an external clock

(Continued)

 $\begin{array}{l} (MB90F352(S)/MB90F351(S): T_{A} = -40 \ ^{\circ}C \ to +105 \ ^{\circ}C, \ Vcc = 5.0 \ V \pm 10\%, \ f_{CP} \leq 24 \ MHz, \ Vss = AVss = 0 \ V) \\ (MB90F352(S)/MB90F351(S): T_{A} = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ Vcc = 5.0 \ V \pm 10\%, \ f_{CP} \leq 16 \ MHz, \ Vss = AVss = 0 \ V) \\ (Device \ other \ than \ above: T_{A} = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ Vcc = 5.0 \ V \pm 10\%, \ f_{CP} \leq 24 \ MHz, \ Vss = AVss = 0 \ V) \\ \end{array}$

Parameter	Symbol	Pin		Value		Unit	Remarks
Farameter	Symbol	FIII	Min	Тур	Max	Unit	Rellidiks
Internal operating clock frequency (machine clock)			1.5		24	MHz	$\begin{array}{l} MB90F352/(S),\ MB90F351/(S)\\ When using main clock\\ (T_A \leq +105 \ ^\circ C) \end{array}$
	fср		1.5		16		$\begin{array}{l} MB90F352/(S),\ MB90F351/(S)\\ When using main clock\\ (T_{A}\leq +125\ ^{\circ}C) \end{array}$
			1.5		24	MHz	Device other than above, When using main clock
	fcpl		_	8.192	50	kHz	When using sub clock
			41.67			ns	$\begin{array}{l} MB90F352/(S),\ MB90F351/(S)\\ When\ using\ main\ clock\\ (T_A \leq +105\ ^{\circ}C) \end{array}$
Internal operating clock cycle time (machine clock)	tcp		62.5	_	666		$\begin{array}{l} MB90F352/(S),\ MB90F351/(S)\\ When\ using\ main\ clock\\ (T_A \leq +125\ ^{\circ}C) \end{array}$
			41.67		666	ns	Device other than above, When using main clock
	t CPL		20	122.1		μs	When using sub clock






(2) Reset Standby Input

 $(MB90F352(S)/MB90F351(S): T_A = -40 \ ^{\circ}C \ to +105 \ ^{\circ}C, \ V_{CC} = 5.0 \ V \pm 10\%, \ f_{CP} \le 24 \ MHz, \ V_{SS} = AV_{SS} = 0 \ V) \\ (MB90F352(S)/MB90F351(S): T_A = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ V_{CC} = 5.0 \ V \pm 10\%, \ f_{CP} \le 16 \ MHz, \ V_{SS} = AV_{SS} = 0 \ V) \\ (Device \ other \ than \ above: T_A = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ V_{CC} = 5.0 \ V \pm 10\%, \ f_{CP} \le 24 \ MHz, \ V_{SS} = AV_{SS} = 0 \ V) \\ (Device \ other \ than \ above: T_A = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ V_{CC} = 5.0 \ V \pm 10\%, \ f_{CP} \le 24 \ MHz, \ V_{SS} = AV_{SS} = 0 \ V) \\ (Device \ other \ than \ above: T_A = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ V_{CC} = 5.0 \ V \pm 10\%, \ f_{CP} \le 24 \ MHz, \ V_{SS} = AV_{SS} = 0 \ V) \\ (Device \ other \ than \ above: T_A = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ V_{CC} = 5.0 \ V \pm 10\%, \ f_{CP} \le 24 \ MHz, \ V_{SS} = AV_{SS} = 0 \ V) \\ (Device \ other \ than \ above: T_A = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ V_{CC} = 5.0 \ V \pm 10\%, \ f_{CP} \le 24 \ MHz, \ V_{SS} = AV_{SS} = 0 \ V) \\ (Device \ other \ than \ above: T_A = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ V_{CC} = 5.0 \ V \pm 10\%, \ f_{CP} \le 24 \ MHz, \ V_{SS} = AV_{SS} = 0 \ V) \\ (Device \ other \ than \ above: T_A = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ V_{CC} = 5.0 \ V \pm 10\%, \ f_{CP} \le 24 \ MHz, \ V_{SS} = AV_{SS} = 0 \ V) \\ (Device \ other \ than \ above: T_A = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ V_{CC} = 5.0 \ V \pm 10\%, \ f_{CP} \le 24 \ MHz, \ V_{SS} = AV_{SS} = 0 \ V) \\ (Device \ other \ than \ above: T_A = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ V_{CC} = 5.0 \ V \pm 10\%, \ f_{CP} \le 24 \ MHz, \ V_{SS} = AV_{SS} = 0 \ V) \ V_{SS} = AV_{SS} = 0 \ V) \ V_{SS} = AV_{SS} = 0 \ V \ V_{SS} = AV_{SS} = 0 \ V_{SS} =$

Parameter	neter Symbol Pin		Value	Value			
Farameter	Symbol	FIII	Min	Max	Unit	Remarks	
			500		ns	Under normal operation	
Reset input time		Oscillation time of oscillator* + 100 μs		μs	In Stop mode, Sub Clock mode, Sub Sleep mode and Watch mode		
			100		μs	In Main timer mode and PLL timer mode	


*: Oscillation time of oscillator is the time that the amplitude reaches 90%.
 In the crystal oscillator, the oscillation time is between several ms to tens of ms. In FAR / ceramic oscillators, the oscillation time is between hundreds of μs to several ms. With an external clock, the oscillation time is 0 ms.



(3) Power On Reset

 $\begin{array}{l} (MB90F352(S)/MB90F351(S): \ T_{A} = -40 \ ^{\circ}C \ to \ +105 \ ^{\circ}C, \ V_{CC} = 5.0 \ V \pm 10\%, \ f_{CP} \leq 24 \ MHz, \ V_{SS} = AV_{SS} = 0 \ V) \\ (MB90F352(S)/MB90F351(S): \ T_{A} = -40 \ ^{\circ}C \ to \ +125 \ ^{\circ}C, \ V_{CC} = 5.0 \ V \pm 10\%, \ f_{CP} \leq 16 \ MHz, \ V_{SS} = AV_{SS} = 0 \ V) \\ (Device \ other \ than \ above: \ T_{A} = -40 \ ^{\circ}C \ to \ +125 \ ^{\circ}C, \ V_{CC} = 5.0 \ V \pm 10\%, \ f_{CP} \leq 24 \ MHz, \ V_{SS} = AV_{SS} = 0 \ V) \\ \end{array}$


Parameter	Symbol	Pin	Condition	Value		Unit	Remarks	
Farameter	Symbol	EIII	Condition	Min	Max	Unit	iteliidi ka	
Power on rise time	tR	Vcc		0.05	30	ms		
Power off time	toff	Vcc		1		ms	Due to repetitive operation	



(4) Clock Output Timing

 $(T_A = -40 \text{ °C to } +105 \text{ °C}, \text{ Vcc} = 5.0 \text{ V} \pm 10\%, \text{ Vss} = 0.0 \text{ V}, \text{ fcp} \le 24 \text{ MHz})$

Parameter	Symbol	Pin	Condition	Value		Unit	Remarks	
Farameter	Symbol	FIII	Condition	Min	Max	Unit	itema ka	
Cycle time	tcyc	CLK	_	62.5	_	ns	fcp = 16 MHz	
	LCYC			41.76	_	ns	fcp = 24 MHz	
$CLK \uparrow \rightarrow CLK \downarrow$	tchcL	CLK		20	_	ns	fcp = 16 MHz	
$CLK \vdash \rightarrow CLK \downarrow$	ICHCL	OLK		13		ns	fcp = 24 MHz	




(5) Bus Timing (Read)

(T_A = -40°C to +105°C, Vcc = 5.0 V \pm 10 %, Vss = 0.0 V, fcp \leq 24 MHz)

Parameter	Sym-	Pin	Condi-	Va	lue	Unit	Remarks
Falameter	bol	F III	tion	Min	Мах	Unit	Remarks
ALE pulse width	t lhll	ALE		tcp/2 - 10		ns	
Valid address \Rightarrow ALE \downarrow time	tavll	ALE, A21 to A16, AD15 to AD00		tcp/2 - 20		ns	
$ALE\downarrow\RightarrowAddress$ valid time	t LLAX	ALE, AD15 to AD00	-	tcp/2 – 15		ns	
Valid address $\Rightarrow \overline{RD} \downarrow time$	tavrl	A21 toA16, AD15 to AD00, RD		tcp – 15		ns	
Valid address \Rightarrow Valid data input	tavdv	A21 to A16, AD15 to AD00		_	5 tcp/2 – 60	ns	
RD pulse width	t rlrh	RD		(n*+3/2) tcp - 20		ns	
$\overline{RD} \downarrow \Rightarrow Valid data input$	t rldv	RD, AD15 to AD00	-		(n*+3/2) tcp – 50	ns	
$\overline{RD}^{\uparrow} \Rightarrow Data hold time$	t RHDX	RD, AD15 to AD00		0		ns	
$\overline{RD} \uparrow \Rightarrow ALE \uparrow time$	t RHLH	RD, ALE		tcp/2 - 15		ns	
$\overline{RD} \uparrow \Rightarrow Address valid time$	t RHAX	RD, A21 to A16		tcp/2 - 10		ns	
Valid address \Rightarrow CLK \uparrow time	tavch	A21 to A16, AD15 to AD00, CLK		tcp/2 - 16		ns	
$\overline{RD} \downarrow \Rightarrow CLK \uparrow time$	t RLCH	RD, CLK		tcp/2 - 15		ns	
$ALE \downarrow \Rightarrow \overline{RD} \downarrow time$	tllrl	ALE, RD		tcp/2 – 15		ns	


* : n: number of ready cycles



(6) Bus Timing (Write)

Value Parameter Symbol Pin Condition Unit Remarks Min Max A21 to A16, Valid address $\Rightarrow \overline{WR} \downarrow time$ AD15 to AD00, **t**avwl tcp-15 ns WR WR WR pulse width (n*+3/2)tcp-20 **t**wlwh ns ____ Valid data output $\Rightarrow \overline{WR} \uparrow$ AD15 to AD00, (n*+3/2)tcp - 20 t_{DVWH} ns WR time AD15 to AD00, $\overline{\mathsf{WR}}^{\uparrow} \Rightarrow \mathsf{Data} \mathsf{ hold} \mathsf{ time}$ 15 twhdx ____ ns WR A21 to A16, $\overline{WR} \uparrow \Rightarrow Address valid time$ tcp/2 - 10 **t**whax ns WR $\overline{\mathsf{WR}} \uparrow \Rightarrow \mathsf{ALE} \uparrow \mathsf{time}$ WR, ALE tcp/2 - 15 twhlh ____ ns $\overline{\mathsf{WR}} \downarrow \Rightarrow \mathsf{CLK} \uparrow \mathsf{time}$ WR, CLK **t**wlch tcp/2 - 15 ns ____

* : n: Number of ready cycles




 $(T_A = -40^{\circ}C \text{ to } +105^{\circ}C, V_{CC} = 5.0 \text{ V} \pm 10 \%, \text{ Vss} = 0.0 \text{ V}, \text{ fcp} \le 24 \text{ MHz})$

(7) Ready Input Timing

(i) Roday input initing		$(T_A = -40^{\circ}C \text{ to } +105^{\circ}C, \text{ Vcc} = 5.0 \text{ V} \pm 10 \%, \text{ Vss} = 0.0 \text{ V}, \text{ fcp} \le 24 \text{ MHz})$										
Parameter	Sym-	Pin	Condition	Va	lue	Units	Remarks					
	bol		Condition	Min	Max	Units	Nemarks					
RDY set-up time	tauna	RDY		45		ns	fcp = 16 MHz					
	t ryhs			32	—	ns	fcp = 24 MHz					
RDY hold time	t ryhh	RDY		0		ns						

Note : If the RDY set-up time is insufficient, use the auto-ready function.




(8) Hold Timing

(T_A = -40°C to +105°C, V_{cc} = 5.0 V \pm 10 %, V_{ss} = 0.0 V, f_{CP} \leq 24 MHz)

Parameter	Symbol Pin		Condition	Va	lue	Units	Remarks
	Symbol	ГШ	Condition	Min	Мах	Units	itema ks
Pin floating $\Rightarrow \overline{\text{HAK}} \downarrow$ time	t xhal	HAK		30	tcp	ns	
$\frac{\text{HAK}}{\text{time}} \uparrow \text{time} \Rightarrow \text{Pin valid}$	t hah∨	HAK		t CP	2 tcp	ns	

Note : There is more than 1 machine cycle from when HRQ pin reads in until the \overline{HAK} is changed.



(9) UART 2/3


 $\begin{array}{l} (MB90F352(S)/MB90F351(S): \ T_{A} = -40 \ ^{\circ}C \ to +105 \ ^{\circ}C, \ V_{CC} = 5.0 \ V \pm 10\%, \ f_{CP} \leq 24 \ MHz, \ V_{SS} = AV_{SS} = 0 \ V) \\ (MB90F352(S)/MB90F351(S): \ T_{A} = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ V_{CC} = 5.0 \ V \pm 10\%, \ f_{CP} \leq 16 \ MHz, \ V_{SS} = AV_{SS} = 0 \ V) \\ (Device \ other \ than \ above: \ T_{A} = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ V_{CC} = 5.0 \ V \pm 10\%, \ f_{CP} \leq 24 \ MHz, \ V_{SS} = AV_{SS} = 0 \ V) \\ \end{array}$


Parameter	Symbol	Pin	Condition	Va	lue	Unit	Remarks
Falameter	Symbol	FIII	Condition	Min	Max	Unit	Remarks
Serial clock cycle time	tscyc	SCK2, SCK3		8 tcp*		ns	
$SCK \downarrow o SOT$ delay time	t slov	SCK2, SCK3, SOT2, SOT3	Internal shift clock mode output pins	-80	+80	ns	
Valid SIN \rightarrow SCK \uparrow	t ivsh	SCK2, SCK3, SIN2, SIN3	are $C_{L} = 80 \text{ pF} + 1 \text{ TTL}$	100	_	ns	
SCK $\uparrow \rightarrow \forall$ Valid SIN hold time	tsнıx	SCK2, SCK3, SIN2, SIN3		60		ns	
Serial clock "H" pulse width	ts∺s∟	SCK2, SCK3		4 t CP	_	ns	
Serial clock "L" pulse width	t s∟sн	SCK2, SCK3		4 t CP	_	ns	
$SCK \downarrow o SOT$ delay time	t slov	SCK2, SCK3, SOT2, SOT3	External shift clock mode output pins		150	ns	
Valid SIN \rightarrow SCK \uparrow	t ivsh	SCK2, SCK3, SIN2, SIN3	are C₋ = 80 pF + 1 TTL	60	_	ns	
$SCK^{\uparrow} ightarrowValidSINholdtime$	tsнıx	SCK2, SCK3, SIN2, SIN3		60		ns	

* : Refer to " (1) Clock timing" rating for tcp (internal operating clock cycle time).

Notes : • AC characteristic in CLK synchronized mode.

• CL is load capacity value of pins when testing.






(10) Trigger Input Timing

 $\begin{array}{l} (MB90F352(S)/MB90F351(S): T_{A} = -40 \ ^{\circ}C \ to \ +105 \ ^{\circ}C, \ Vcc = 5.0 \ V \pm 10\%, \ f_{CP} \leq 24 \ MHz, \ Vss = AV_{SS} = 0 \ V) \\ (MB90F352(S)/MB90F351(S): T_{A} = -40 \ ^{\circ}C \ to \ +125 \ ^{\circ}C, \ Vcc = 5.0 \ V \pm 10\%, \ f_{CP} \leq 16 \ MHz, \ Vss = AV_{SS} = 0 \ V) \\ (Device \ other \ than \ above: T_{A} = -40 \ ^{\circ}C \ to \ +125 \ ^{\circ}C, \ Vcc = 5.0 \ V \pm 10\%, \ f_{CP} \leq 24 \ MHz, \ Vss = AV_{SS} = 0 \ V) \\ \end{array}$


Parameter	Symbol	Pin	Condition	Val	lue	Unit	Remarks
i di difictei	Symbol	1 111			Max	Onic	Neillai KS
Input pulse width	t trgh t trgl	INT8 to INT15, INT9R to INT11R, ADTG		5 tcp		ns	



(11) Timer Related Resource Input Timing

 $(MB90F352(S)/MB90F351(S): T_A = -40 \ ^{\circ}C \ to +105 \ ^{\circ}C, \ V_{CC} = 5.0 \ V \pm 10\%, \ f_{CP} \le 24 \ MHz, \ V_{SS} = AV_{SS} = 0 \ V) \\ (MB90F352(S)/MB90F351(S): T_A = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ V_{CC} = 5.0 \ V \pm 10\%, \ f_{CP} \le 16 \ MHz, \ V_{SS} = AV_{SS} = 0 \ V) \\ (Device \ other \ than \ above: T_A = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ V_{CC} = 5.0 \ V \pm 10\%, \ f_{CP} \le 24 \ MHz, \ V_{SS} = AV_{SS} = 0 \ V) \\ (Device \ other \ than \ above: T_A = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ V_{CC} = 5.0 \ V \pm 10\%, \ f_{CP} \le 24 \ MHz, \ V_{SS} = AV_{SS} = 0 \ V) \\ (Device \ other \ than \ above: T_A = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ V_{CC} = 5.0 \ V \pm 10\%, \ f_{CP} \le 24 \ MHz, \ V_{SS} = AV_{SS} = 0 \ V) \\ (Device \ other \ than \ above: T_A = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ V_{CC} = 5.0 \ V \pm 10\%, \ f_{CP} \le 24 \ MHz, \ V_{SS} = AV_{SS} = 0 \ V) \\ (Device \ other \ than \ above: T_A = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ V_{CC} = 5.0 \ V \pm 10\%, \ f_{CP} \le 24 \ MHz, \ V_{SS} = AV_{SS} = 0 \ V) \\ (Device \ other \ than \ above: T_A = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ V_{CC} = 5.0 \ V \pm 10\%, \ f_{CP} \le 24 \ MHz, \ V_{SS} = AV_{SS} = 0 \ V) \\ (Device \ other \ than \ above: T_A = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ V_{CC} = 5.0 \ V \pm 10\%, \ f_{CP} \le 24 \ MHz, \ V_{SS} = AV_{SS} = 0 \ V) \\ (Device \ other \ than \ above: T_A = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ V_{CC} = 5.0 \ V \pm 10\%, \ f_{CP} \le 24 \ MHz, \ V_{SS} = AV_{SS} = 0 \ V) \\ (Device \ other \ than \ above: T_A = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ V_{CC} = 5.0 \ V \pm 10\%, \ f_{CP} \le 24 \ MHz, \ V_{SS} = AV_{SS} = 0 \ V) \ V_{SS} = 0 \ V$


Parameter	Symbol	Symbol Pin		Va	lue	Unit	Remarks	
Farameter	Symbol	ГШ	Condition	Min	Max	Unit	Neillai KS	
	tтіwн	TIN1, TIN3,		_				
Input pulse width	t⊤ıw∟	IN0, IN1, IN4 to IN7		4 t _{CP}		ns		



(12) Timer Related Resource Output Timing

 $\begin{array}{l} (MB90F352(S)/MB90F351(S): T_{A} = -40 \ ^{\circ}C \ to \ +105 \ ^{\circ}C, \ V_{CC} = 5.0 \ V \pm 10\%, \ f_{CP} \leq 24 \ MHz, \ V_{SS} = AV_{SS} = 0 \ V) \\ (MB90F352(S)/MB90F351(S): T_{A} = -40 \ ^{\circ}C \ to \ +125 \ ^{\circ}C, \ V_{CC} = 5.0 \ V \pm 10\%, \ f_{CP} \leq 16 \ MHz, \ V_{SS} = AV_{SS} = 0 \ V) \\ (Device \ other \ than \ above: \ T_{A} = -40 \ ^{\circ}C \ to \ +125 \ ^{\circ}C, \ V_{CC} = 5.0 \ V \pm 10\%, \ f_{CP} \leq 24 \ MHz, \ V_{SS} = AV_{SS} = 0 \ V) \\ \end{array}$

Parameter	Symbol Pin		Condition	Val	ue	Unit	Remarks
Tarameter	Symbol		Condition	Min	Max	Onic	Remarks
CLK^{\uparrow} \Rightarrow T_{OUT} change time	tто	TOT1, TOT3, PPG4, PPG6, PPG8 to PPGF		30		ns	




(13) I²C Timing

Parameter	Symbol	Condition	Standard-mode		Fast-mode*4		Unit
Faiameter	Symbol	Condition	Min	Max	Min	Max	Unit
SCL clock frequency	fsc∟		0	100	0	400	kHz
Hold time for (repeated) START condition SDA $\downarrow \rightarrow$ SCL \downarrow	t hdsta		4.0	_	0.6	_	μs
"L" width of the SCL clock	tLOW		4.7		1.3	—	μs
"H" width of the SCL clock	t high		4.0		0.6		μs
Set-up time for a repeated START condition SCL $\uparrow \rightarrow$ SDA \downarrow	t susta	R = 1.7 kΩ,	4.7		0.6		μs
Data hold time SCL↓→SDA↓↑	t hddat	$C = 50 \text{ pF}^{*1}$	0	3.45* ²	0	0.9*3	μs
Data set-up time SDA↓↑→SCL↑	t sudat		250* ⁵	_	100*5	_	ns
Set-up time for STOP condition SCL↑→SDA↑	t susto		4.0	_	0.6	_	μs
Bus free time between STOP condition and START condition	t BUS		4.7		1.3		μs


*1 : R,C : Pull-up resistor and load capacitor of the SCL and SDA lines.

- *2 : The maximum thodat has only to be met if the device does not stretch the "L" width (tLow) of the SCL signal.
- *3 : A Fast-mode l²C -bus device can be used in a Standard-mode l²C-bus system, but the requirement $t_{SUDAT} \ge 250$ ns must then be met.
- *4 : For use at over 100 kHz, set the machine clock to at least 6 MHz.
- *5 : Refer to "• Note of SDA, SCL set-up time".



Note : The rating of the input data set-up time in the device connected to the bus cannot be satisfied depending on the load capacitance or pull-up resistor.

Be sure to adjust the pull-up resistor of SDA and SCL if the rating of the input data set-up time cannot be satisfied.



5. A/D Converter

 $(MB90F352(S)/MB90F351(S): T_{A} = -40 \ ^{\circ}C \ to +105 \ ^{\circ}C, \ 3.0 \ V \le AVRH, \ V_{CC} = AV_{CC} = 5.0 \ V \pm 10\%, \ f_{CP} \le 24 \ MHz, \ V_{SS} = AV_{SS} = 0 \ V) \ (MB90F352(S)/MB90F351(S): T_{A} = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ 3.0 \ V \le AVRH, \ V_{CC} = AV_{CC} = 5.0 \ V \pm 10\%, \ f_{CP} \le 16 \ MHz, \ V_{SS} = AV_{SS} = 0 \ V) \ (Device \ other \ than \ above: T_{A} = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ 3.0 \ V \le AVRH, \ V_{CC} = AV_{CC} = 5.0 \ V \pm 10\%, \ f_{CP} \le 24 \ MHz, \ V_{SS} = AV_{SS} = 0 \ V) \ (Device \ other \ than \ above: T_{A} = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ 3.0 \ V \le AVRH, \ V_{CC} = AV_{CC} = 5.0 \ V \pm 10\%, \ f_{CP} \le 24 \ MHz, \ V_{SS} = AV_{SS} = 0 \ V) \ (Device \ other \ than \ above: T_{A} = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ 3.0 \ V \le AVRH, \ V_{CC} = AV_{CC} = 5.0 \ V \pm 10\%, \ f_{CP} \le 24 \ MHz, \ V_{SS} = AV_{SS} = 0 \ V) \ (Device \ other \ than \ above: T_{A} = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ 3.0 \ V \le AVRH, \ V_{CC} = AV_{CC} = 5.0 \ V \pm 10\%, \ f_{CP} \le 24 \ MHz, \ V_{SS} = AV_{SS} = 0 \ V) \ (Device \ other \ than \ above: T_{A} = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ 3.0 \ V \le AVRH, \ V_{CC} = AV_{CC} = 5.0 \ V \pm 10\%, \ f_{CP} \le 24 \ MHz, \ V_{SS} = AV_{SS} = 0 \ V) \ (Device \ other \ than \ above: T_{A} = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ 3.0 \ V \le AVRH, \ V_{CC} = AV_{CC} = 5.0 \ V \pm 10\%, \ f_{CP} \le 24 \ MHz, \ V_{SS} = AV_{SS} = 0 \ V)$


Desemptor	Symbol	Pin	Value		Unit	Remarks		
Parameter	Symbol	PIN	Min	Тур Мах		Unit	Remarks	
Resolution					10	bit		
Total error					±3.0	LSB		
Nonlinearity error					±2.5	LSB		
Differential nonlinearity error					±1.9	LSB		
Zero reading voltage	Vот	AN0 to AN14	AVss – 1.5	AVss + 0.5	AVss + 2.5	LSB		
Full scale reading voltage	Vfst	AN0 to AN14	AVRH – 3.5	AVRH – 1.5	AVRH + 0.5	LSB		
Compare time			1.0		16,500		$4.5 \text{ V} \le \text{AV}_{\text{CC}} \le 5.5 \text{ V}$	
Compare une			2.0		10,500	μs	$4.0 \text{ V} \le \text{AV}_{\text{CC}} < 4.5 \text{ V}$	
Sampling time			0.5		8		$4.5~\text{V} \leq \text{AV}_{\text{CC}} \leq 5.5~\text{V}$	
Sampling time			1.2		~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	μs	$4.0 \text{ V} \le \text{AV}_{\text{CC}} < 4.5 \text{ V}$	
Analog port input current	Iain	AN0 to AN14	-0.3	—	+0.3	μA		
Analog input voltage range	VAIN	AN0 to AN14	AVss	_	AVRH	V		
Reference voltage range	_	AVRH	AVss + 2.7	_	AVcc	V		
Power supply	la	AVcc	—	3.5	7.5	mA		
current	Іан	AVcc	—	—	5	μA	*	
Reference voltage supply	IR	AVRH		600	900	μΑ		
current	Iгн	AVRH			5	μA	*	
Offset between input channels		AN0 to AN14			4	LSB		

*: If A/D converter is not operating, a current when CPU is stopped is applicable ($V_{CC} = AV_{CC} = AVRH = 5.0 V$).


Notes on A/D Converter Section

• About the external impedance of the analog input and its sampling time


A/D converter with sample and hold circuit. If the external impedance is too high to keep sufficient sampling time, the analog voltage charged to the internal sample and hold capacitor is insufficient, adversely affecting A/D conversion precision. Therefore to satisfy the A/D conversion precision standard, consider the relationship between the external impedance and minimum sampling time and either adjust the register value and operating frequency or decrease the external impedance so that the sampling time is longer than the minimum value. Also if the sampling time cannot be sufficient, connect a capacitor of about 0.1 μ F to the analog input pin.



• Flash memory device



MASK ROM device




About the error

Values of relative errors grow larger, as |AVRH - AVss| becomes smaller.


6. Definition of A/D Converter Terms

Resolution	: Analog variation that is recognized by an A/D converter.
Non linearity error	: Deviation between a line across zero-transition line ("00 0000 0000" $\leftarrow \rightarrow$ "00 0000 0001") and full-scale transition line ("11 1111 1110" $\leftarrow \rightarrow$ "11 1111 1111") and actual conversion characteristics.
Differential linearity error	: Deviation of input voltage, which is required for changing output code by 1 LSB, from an ideal value.
Total error	: Difference between an actual value and a theoretical value. A total error includes zero tran- sition error, full-scale transition error, and linear error.



(Continued)





7. Flash Memory Program/Erase Characteristics

Flash Memory

Parameter	Conditions		Value		Unit	Remarks	
Farameter	Conditions	Min	Тур	Max	Onit		
Sector erase time		_	1	15	S	Excludes programming prior to erasure	
Chip erase time	$\begin{array}{l} T_{\text{A}}=+25~^{\circ}C\\ V_{\text{CC}}=5.0~V \end{array}$		9	_	S	Excludes programming prior to erasure	
Word (16-bit width) programming time		_	16	3,600	μs	Except for the overhead time of the system level	
Program/Erase cycle		10,000			cycle		
Flash Memory Data Retention Time	Average T _A = +85 °C	20			year	*	

 * : This value comes from the technology qualification. (Using Arrhenius equation to translate high temperature measurements into normalized value at +85 °C)

Dual Operation Flash Memory

Parameter	Conditions		Value		Unit	Remarks	
Farameter	Conditions	Min	Тур	Max	Onit	Rellidiks	
Sector erase time (4 Kbytes sector)		_	0.2	0.5	S	Excludes programming prior to erasure	
Sector erase time (16 Kbytes sector)	T _A = +25 °C Vcc = 5.0 V	_	0.5	7.5	S	Excludes programming prior to erasure	
Chip erase time		_	4.6		S	Excludes programming prior to erasure	
Word (16-bit width) programming time		_	64	3,600	μs	Except for the overhead time of the system level	
Program/Erase cycle		10,000			cycle		
Flash Memory Data Retention Time	Average T _A = +85 °C	20			year	*	

* : This value comes from the technology qualification.

(Using Arrhenius equation to translate high temperature measurements into normalized value at +85 °C)

■ ORDERING INFORMATION


Part number	Package	Remarks			
MB90F351PFM		Flash memory products			
MB90F351SPFM	64-pin plastic LQFP FPT-64P-M09	(64 Kbytes)			
MB90F352PFM	FP1-64P-M09 12mm □, 0.65mm pitch	Flash memory products (128 Kbytes)			
MB90F352SPFM					
MB90F351APMC					
MB90F351ASPMC	—				
MB90F351TAPMC	_				
MB90F351TASPMC	64-pin plastic LQFP FPT-64P-M23	Dual operation			
MB90F356APMC	FP1-64P-M23 12mm □, 0.65mm pitch	Flash memory products (64 Kbytes)			
MB90F356ASPMC					
MB90F356TAPMC	_				
MB90F356TASPMC	_				
MB90F352APMC					
MB90F352ASPMC	_				
MB90F352TAPMC	_				
MB90F352TASPMC	64-pin plastic LQFP	Dual operation			
MB90F357APMC	— FPT-64P-M23 12mm □, 0.65mm pitch	Flash memory products (128 Kbytes)			
MB90F357ASPMC					
MB90F357TAPMC					
MB90F357TASPMC					
MB90351APMC					
MB90351ASPMC		MASK ROM products			
MB90351TAPMC					
MB90351TASPMC	64-pin plastic LQFP FPT-64P-M23				
MB90356APMC	12mm , 0.65mm pitch	(64 Kbytes)			
MB90356ASPMC					
MB90356TAPMC					
MB90356TASPMC					
MB90352APMC					
MB90352ASPMC					
MB90352TAPMC					
MB90352TASPMC	64-pin plastic LQFP FPT-64P-M23	MASK ROM products			
MB90357APMC	— FP1-64P-M23 12mm □, 0.65mm pitch	(128 Kbytes)			
MB90357ASPMC					
MB90357TAPMC					
MB90357TASPMC					

(Continued)


Part number	Package	Remarks		
MB90F351APMC1				
MB90F351ASPMC1				
MB90F351TAPMC1				
MB90F351TASPMC1	64-pin plastic LQFP FPT-64P-M24	Dual operation Flash memory products*		
MB90F356APMC1	10 mm □, 0.50 mm pitch	(64 Kbytes)		
MB90F356ASPMC1				
MB90F356TAPMC1				
MB90F356TASPMC1				
MB90F352APMC1				
MB90F352ASPMC1				
MB90F352TAPMC1				
MB90F352TASPMC1	64-pin plastic LQFP FPT-64P-M24	Dual operation		
MB90F357APMC1	FP1-64P-M24 10 mm □, 0.50 mm pitch	Flash memory products* (128 Kbytes)		
MB90F357ASPMC1				
MB90F357TAPMC1				
MB90F357TASPMC1				
MB90351APMC1				
MB90351ASPMC1				
MB90351TAPMC1				
MB90351TASPMC1	64-pin plastic LQFP FPT-64P-M24	MASK ROM products* (64 Kbytes)		
MB90356APMC1	10 mm □, 0.50 mm pitch			
MB90356ASPMC1				
MB90356TAPMC1				
MB90356TASPMC1				
MB90352APMC1				
MB90352ASPMC1				
MB90352TAPMC1				
MB90352TASPMC1	64-pin plastic LQFP FPT-64P-M24	MASK ROM products*		
MB90357APMC1	FP1-64P-M24 10 mm □, 0.50 mm pitch	(128 Kbytes)		
MB90357ASPMC1				
MB90357TAPMC1				
MB90357TASPMC1				
MB90V340A-101				
MB90V340A-102	299-pin ceramic PGA	Device for evolvation		
MB90V340A-103	PGA-299C-A01	Device for evaluation		
MB90V340A-104				


* : These devices are under development.





(Continued)





The information for microcontroller supports is shown in the following homepage. http://www.fujitsu.com/global/services/microelectronics/product/micom/support/index.html

FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.