# IRF9540, RF1S9540SM

### Data Sheet

#### January 2002

# 19A, 100V, 0.200 Ohm, P-Channel Power MOSFETs

These are P-Channel enhancement mode silicon gate power field effect transistors. They are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching convertors, motor drivers, relay drivers, and drivers for high power bipolar switching transistors requiring high speed and low gate drive power. They can be operated directly from integrated circuits.


Formerly Developmental Type TA17521.

# Ordering Information

PART NUMBER	PACKAGE	BRAND
IRF9540	TO-220AB	IRF9540
RF1S9540SM	TO-263AB	RF1S9540

NOTE: When ordering, use the entire part number. Add the suffix 9A to obtain the TO-263AB variant in the tape and reel, i.e., RF1S9540SM9A.


# Packaging




## Features

- 19A, 100V
- r<sub>DS(ON)</sub> = 0.200Ω
- Single Pulse Avalanche Energy Rated
- SOA is Power Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Related Literature
  - TB334 "Guidelines for Soldering Surface Mount Components to PC Boards"

### Symbol



JEDEC TO-263AB



# Absolute Maximum Ratings $T_C = 25^{\circ}C$ , Unless Otherwise Specified

	IRF9540,	
	RF1S9540SM	UNITS
Drain to Source Voltage (Note 1)	-100	V
Drain to Gate Voltage ( $R_{GS}$ = 20k $\Omega$ ) (Note 1)	-100	V
Continuous Drain CurrentI <sub>D</sub>	-19	А
$T_{C} = 100^{\circ}C$ $I_{D}$	-12	A
Pulsed Drain Current (Note 3)	-76	A
Gate to Source Voltage	±20	V
Maximum Power Dissipation (Figure 1)P <sub>D</sub>	150	W
Linear Derating Factor (Figure 1).	1	W/ <sup>o</sup> C
Single Pulse Avalanche Energy Rating (Note 4) E <sub>AS</sub>	960	mJ
Operating and Storage Temperature	-55 to 175	oC
Maximum Temperature for Soldering		
Leads at 0.063in (1.6mm) from Case for 10sT <sub>L</sub>	300	°C
Package Body for 10s, See Techbrief 334	260	°C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

#### NOTE:

1.  $T_J = 25^{\circ}C$  to  $150^{\circ}C$ .

PARAMETER	SYMBOL	TEST COND	ITIONS	MIN	TYP	MAX	UNITS
Drain to Source Breakdown Voltage	BV <sub>DSS</sub>	I <sub>D</sub> = -250μA, V <sub>GS</sub> = 0V (Figure 10)		-100	-	-	V
Gate to Threshold Voltage	V <sub>GS(TH)</sub>	V <sub>GS</sub> = V <sub>DS</sub> , I <sub>D</sub> = -250μA		-2	-	-4	V
Zero Gate Voltage Drain Current	IDSS	V <sub>DS</sub> = Rated BV <sub>DSS</sub> , V <sub>GS</sub> =	0V	-	-	-25	μA
		V <sub>DS</sub> = 0.8 x Rated BV <sub>DSS</sub> , V	$I_{\rm GS} = 0V, T_{\rm C} = 125^{\rm o}{\rm C}$	-	-	-250	μA
On-State Drain Current (Note 2)	I <sub>D(ON)</sub>	$V_{DS} > I_{D(ON)} \times r_{DS(ON) MAX}$	ς, V <sub>GS</sub> = -10V	-19	-	-	Α
Gate to Source Leakage Current	IGSS	$V_{GS} = \pm 20V$		-	-	±100	nA
Drain to Source On Resistance (Note 2)	r <sub>DS(ON)</sub>	I <sub>D</sub> = -10A, V <sub>GS</sub> = -10V (Figu	res 8, 9)	-	0.150	0.200	Ω
Forward Transconductance (Note 2)	9fs	$V_{DS} > I_{D(ON)} \times r_{DS(ON) MAX}, I_D = -6A$ (Figure 12)		5	7	-	S
Turn-On Delay Time	t <sub>d(ON)</sub>	$V_{DD} = -50V, I_D \approx 19A, R_G = 9.1\Omega, R_L = 2.3\Omega,$		-	16	20	ns
Rise Time	t <sub>r</sub>	$V_{GS} = -10V$ , (Figures 17, 18)		-	65	100	ns
Turn-Off Delay Time	t <sub>d(OFF)</sub>	MOSFET Switching Times are Essentially Independent of Operating Temperature		-	47	70	ns
Fall Time	t <sub>f</sub>			-	28	70	ns
Total Gate Charge (Gate to Source + Gate to Drain)	Q <sub>g(TOT)</sub>	$ \begin{array}{l} V_{GS}=-10V, \ I_D=-19A, \ V_{DS}=0.8 \ x \ Rated \ BV_{DSS}, \\ I_g(REF)=-1.5mA \ (Figures \ 14, \ 19, \ 20) \\ Gate \ Charge \ is \ Essentially \ Independent \ of \\ Operating \ Temperature \\ \end{array} $		-	70	90	nC
Gate to Source Charge	Q <sub>gs</sub>			-	14	-	nC
Gate to Drain "Miller" Charge	Q <sub>gd</sub>			-	56	-	nC
Input Capacitance	C <sub>ISS</sub>	V <sub>DS</sub> = -25V, V <sub>GS</sub> = 0V, f = 1MHz (Figure 11)		-	1100	-	pF
Output Capacitance	C <sub>OSS</sub>			-	550	-	pF
Reverse Transfer Capacitance	C <sub>RSS</sub>			-	250	-	pF
Internal Drain Inductance		Symbol Showing the Internal Devices	-	3.5	-	nH	
Measured From the Drain Lead, 6mm (0.25in) from Package to the Center of Die		-	4.5	-	nH		
Internal Source Inductance	LS	Measured From the Source Lead, 6mm (0.25in) From Package to Source Bonding Pad	G C LS S	-	7.5	-	nH
Thermal Resistance Junction to Case	R <sub>θJC</sub>			-	-	1	°C/W
Thermal Resistance Junction to Ambient	R <sub>0JA</sub>	Typical Socket Mount		-	-	62.5	°C/W

#### Source to Drain Diode Specifications

PARAMETER	SYMBOL	TEST CONDITIONS		TYP	MAX	UNITS
Continuous Source to Drain Current	I <sub>SD</sub>	Modified MOSFET Symbol	-	-	-19	A
Pulse Source to Drain Current (Note 3)	I <sub>SDM</sub>	Showing the Integral Reverse P-N Junction Diode		-	-76	A
Source to Drain Diode Voltage (Note 2)	V <sub>SD</sub>	$T_{C} = 25^{\circ}C$ , $I_{SD} = -19A$ , $V_{GS} = 0V$ (Figure 13)		-	-1.5	V
Reverse Recovery Time	t <sub>rr</sub>	$T_J = 150^{O}C$ , $I_{SD} = 19A$ , $dI_{SD}/dt = 100A/\mu s$		170	-	ns
Reverse Recovery Charge	Q <sub>RR</sub>	$T_J = 150^{0}C$ , $I_{SD} = 19A$ , $dI_{SD}/dt = 100A/\mu s$		0.8	-	μC

NOTES:

- 2. Pulse test: pulse width  $\leq 300 \mu s,$  duty cycle  $\leq 2\%.$
- 3. Repetitive rating: pulse width limited by maximum junction temperature. See Transient Thermal Impedance curve (Figure 3).
- 4.  $V_{DD}$  = 25V, starting T<sub>J</sub> = 25<sup>o</sup>C, L = 4mH, R<sub>G</sub> = 25 $\Omega$ , peak I<sub>AS</sub> = 19A. (Figures 15, 16).

Typical Performance Curves Unless Otherwise Specified




FIGURE 1. NORMALIZED POWER DISSIPATION vs CASE TEMPERATURE




FIGURE 2. MAXIMUM CONTINUOUS DRAIN CURRENT vs CASE TEMPERATURE




FIGURE 3. NORMALIZED MAXIMUM TRANSIENT THERMAL IMPEDANCE

# Typical Performance Curves Unless Otherwise Specified (Continued)




FIGURE 4. FORWARD BIAS SAFE OPERATING AREA






FIGURE 6. SATURATION CHARACTERISTICS




NOTE: Heating effect of 2µs pulse is minimal.

FIGURE 8. DRAIN TO SOURCE ON RESISTANCE vs GATE VOLTAGE AND DRAIN CURRENT







#### FIGURE 7. TRANSFER CHARACTERISTICS





FIGURE 9. NORMALIZED DRAIN TO SOURCE ON RESISTANCE vs JUNCTION TEMPERATURE

# Typical Performance Curves Unless Otherwise Specified (Continued)








FIGURE 12. TRANSCONDUCTANCE vs DRAIN CURRENT




FIGURE 11. CAPACITANCE vs DRAIN TO SOURCE VOLTAGE





FIGURE 13. SOURCE TO DRAIN DIODE VOLTAGE





# Test Circuits and Waveforms




FIGURE 15. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 16. UNCLAMPED ENERGY WAVEFORMS




FIGURE 18. RESISTIVE SWITCHING WAVEFORMS




FIGURE 20. GATE CHARGE WAVEFORMS




FIGURE 17. SWITCHING TIME TEST CIRCUIT




FIGURE 19. GATE CHARGE TEST CIRCUIT

#### TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™ Bottomless™ CoolFET™ *CROSSVOLT*™ DenseTrench™ DOME™ **EcoSPARK™** E<sup>2</sup>CMOS<sup>™</sup> EnSigna™ FACT™ FACT Quiet Series<sup>™</sup> FAST ® FASTr™ FRFET™ GlobalOptoisolator<sup>™</sup> POP<sup>™</sup> GTO™ HiSeC™ ISOPLANAR™ LittleFET™ MicroFET™ MicroPak™ MICROWIRE™

**OPTOLOGIC™ OPTOPLANAR™** PACMAN™ Power247™ PowerTrench<sup>®</sup> QFET™ OS™ QT Optoelectronics<sup>™</sup> Quiet Series<sup>™</sup> SILENT SWITCHER®

SMART START™ VCX™ STAR\*POWER™ Stealth™ SuperSOT™-3 SuperSOT<sup>™</sup>-6 SuperSOT<sup>™</sup>-8 SyncFET™ TinyLogic™ TruTranslation™ UHC™ UltraFET<sup>®</sup>

STAR\*POWER is used under license

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY. FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS. NOR THE RIGHTS OF OTHERS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### PRODUCT STATUS DEFINITIONS

#### **Definition of Terms**

Product Status	Definition		
Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.		
ary First Production This datasheet contains preliminary data, and supplementary data will be published at a later da Fairchild Semiconductor reserves the right to mak changes at any time without notice in order to im design.			
on Needed Full Production This datasheet contains final speci Semiconductor reserves the right to any time without notice in order to			
Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.		
	Formative or In Design First Production Full Production		

Rev. H4