



100V, 4A, High-Frequency, Half-Bridge Gate Driver

DESCRIPTION

The MPQ1925 is a high-frequency, N-channel MOSFET, half-bridge gate driver. The device's low-side MOSFET (LS-FET) and high-side (HS-FET) driver channels MOSFET independently controlled, and are matched with less than 5ns in time delay. In the case of an insufficient supply, the device's HS-FET and LS-FET under-voltage lockout (UVLO) protection forces the outputs low. MPQ1925 also features an integrated bootstrap (BST) diode to reduce the external component count.

The MPQ1925 is available in a QFN-8 (4mmx4mm) package.

FEATURES


- Drives an N-Channel MOSFET Half-Bridge
- 115V Bootstrap Voltage (V_{BST}) Range
- On-Chip Bootstrap (BST) Diode
- Typical 20ns Propagation Delay
- <5ns Gate Driver Matching Time
- Drives a 2.2nF Load with a 15ns Rise Time and 10ns Fall Time at 12V VDD
- Transistor-to-Transistor Logic (TTL)-Compatible Input
- <150µA Quiescent Current (IQ)
- High-Side MOSFET (HS-FET) and Low-Side MOSFET (LS-FET) Under-Voltage Lockout (UVLO) Protection
- Available in a QFN-8 (4mmx4mm) Package

APPLICATIONS

- **Motor Drivers**
- Telecommunication Half-Bridge Power Supplies
- Avionics DC/DC Converters
- Two-Switch Forward Converters
- **Active-Clamp Forward Converters**

All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. "MPS", the MPS logo, and "Simple, Easy Solutions" are trademarks of Monolithic Power Systems, Inc. or its subsidiaries

TYPICAL APPLICATION



© 2022 MPS. All Rights Reserved.



ORDERING INFORMATION

Part Number*	Package	Top Marking	MSL Rating
MPQ1925HR	QFN-8 (4mmx4mm)	See Below	1


* For Tape & Reel, add suffix -Z (e.g. MPQ1925HR-Z). For RoHS-compliant packaging, add suffix -LF (e.g. MPQ1925HR-LF-Z).

TOP MARKING

MPSYWW MP1925 LLLLLL

MPS: MPS prefix Y: Year code WW: Week code MP1925: Part number LLLLL: Lot number

PACKAGE REFERENCE





PIN FUNCTIONS

Pin #	Name	Description
1	VDD	Supply input. The VDD pin supplies power to the internal circuitry. Place a decoupling capacitor to ground, close to VDD, to ensure a stable and clean supply.
2	BST	Bootstrap. The BST pin is the positive power supply for the internal, high-side MOSFET (HS-FET) floating driver. Connect a bypass capacitor between the BST and SW pins.
3	DRVH	Floating driver output.
4	SW	Switching node.
5	INH	Floating driver control signal input.
6	INL	Low-side (LS) driver control signal input.
7	VSS, exposed pad	Chip ground. Connect the VSS pin to the exposed pad for proper thermal operation.
8	DRVL	LS driver output.

ABSOLUTE MAXIMUM RATINGS (1)

Supply voltage (V_{DD})
Junction temperature150°C
Lead temperature260°C
Storage temperature65°C to +150°C
Sicrage temperature05 C to +150 C
ESD Ratings

ESD Ratings

Human body model (HBM)	±1.5kV
Charged device model (CDM)	.±750V

Recommended Operating Conditions (4)

•
8V to 15V
1V to +100V
<50V/ns
$J = T_A$)
40°C to +150°C

Notes:

- Exceeding these ratings may damage the device. The repetitive pulse rating is guaranteed for a period of ≤100ns with a 1000kHz maximum repetition rate when V_{DD} is ≤15V.
- DRVH and DRVL are outputs pins that cannot be connected to the external supply voltage.
- 3) The maximum allowable power dissipation is a function of the maximum junction temperature, T_J (MAX), the junction-to-ambient thermal resistance, θ_{JA} , and the ambient temperature, T_A . The maximum allowable continuous power dissipation at any ambient temperature is calculated by P_D (MAX) = $(T_J$ (MAX) $T_A)$ / θ_{JA} . Exceeding the maximum allowable power dissipation can produce an excessive die temperature, which may cause the regulator to go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- The device is not guaranteed to function outside of its operating conditions.
- 5) Measured on JESD51-7, 4-layer PCB.



ELECTRICAL CHARACTERISTICS

 $V_{DD} = V_{BST}$ - $V_{SW} = 12V$, $V_{SS} = V_{SW} = 0V$, no load at DRVH and DRVL, $T_J = -40^{\circ}C$ to +150°C, typical value is tested at $T_J = 25^{\circ}C$, unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Max	Units
Supply Current						
VDD quiescent current (IQ)	IDDQ	INL = INH = 0		110	150	μΑ
VDD operating current	I _{DDO}	$f_{SW} = 500kHz$		7	12	mA
Floating driver IQ	I _{BSTQ}	INL = INH = 0		60	90	μΑ
Floating driver operating current	І _{вѕто}	fsw = 500kHz		6.5	11	mA
Leakage current	I _{LK}	BST = SW = 100V		0.05	10	μΑ
Inputs			<u>. </u>			
INL/INH high				2	2.4	V
INL/INH low			1	1.5		V
INL/INH internal pull-down resistance	Rin		100	170	240	kΩ
Under-Voltage Lockout (UVLO)	Protection	า			•	•
V _{DD} UVLO rising threshold	V_{DDR}		6	7	7.7	V
V _{DD} UVLO hysteresis	V_{DDH}			0.4	0.7	V
V _{BST} - V _{SW} UVLO rising threshold	V _{BSTR}		5.8	6.8	7.5	V
V _{BST} - V _{SW} UVLO hysteresis	V _{BSTH}			0.4	0.7	V
Bootstrap (BST) Diode	l.				1.	•
BST diode forward voltage	V_{F1}	At 100μA	0.2	0.5	0.9	V
BST diode forward voltage	V _{F2}	At 100mA	0.7	0.95	1.3	V
BST diode dynamic resistance	R₀	At 100mA		2.5	6	Ω
Low-Side (LS) Gate Driver	•				•	•
Low output voltage	V_{OLL}	I _{OUT} = 100mA		0.1	0.2	V
High output voltage to rail	Vohl	I _{OUT} = -100mA		0.2	0.35	V
C		$V_{DRVL} = 0V, V_{DD} = 12V$		3		Α
Source current (6)	IOHL	$V_{DRVL} = 0V$, $V_{DD} = 16V$		4.7		Α
Cial (6)		$V_{DRVL} = V_{DD} = 12V$		4.5		Α
Sink current (6)	IOLL	V _{DRVL} = V _{DD} = 16V		6		Α
Floating Gate Driver			<u>. </u>			
Low output voltage	Volh	I _{OUT} = 100mA		0.1	0.2	V
High output voltage to rail	V _{OHH}	$I_{OUT} = -100 \text{mA}$		0.2	0.35	V
Course ourse at (6)		$V_{DRVH} = 0V, V_{DD} = 12V$		2.6		Α
Source current (6)	Іонн	$V_{DRVH} = 0V, V_{DD} = 16V$		4		Α
Sink ourrant (6)	la	$V_{DRVH} = V_{DD} = 12V$		4.5		Α
Sink current (6)	Іосн	V _{DRVH} = V _{DD} = 16V		5.9		Α
Switching Specifications of the	LS Gate D	Priver				
INL falling to DRVL falling shutdown propagation delay	tolff			20	50	ns
INL rising to DRVL rising start-up propagation delay	t _{DLRR}			20	50	ns
DRVL rise time		$C_L = 2.2 nF$		15		ns
DRVL fall time		C _L = 2.2nF		10		ns
		l			1	



ELECTRICAL CHARACTERISTICS (continued)

 $V_{DD} = V_{BST}$ - $V_{SW} = 12V$, $V_{SS} = V_{SW} = 0V$, no load at DRVH and DRVL, $T_J = -40^{\circ}C$ to +150°C, typical value is tested at $T_J = 25^{\circ}C$, unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Max	Units	
Switching Specifications of the Floating Gate Driver							
INH falling to DRVH falling shutdown propagation delay	t _{DHFF}			20	50	ns	
INH rising to DRVH rising start- up propagation delay,	tohrr			20	50	ns	
DRVH rise time		C _L = 2.2nF		15		ns	
DRVH fall time		$C_L = 2.2nF$		10		ns	
Switching Specifications for Ma	tching						
Floating driver shutdown to LS driver start-up ⁽⁶⁾	t _{MON}			1	5	ns	
LS driver shutdown to floating driver start-up ⁽⁶⁾	tmoff			1	5	ns	
Minimum input pulse width to change the output ⁽⁶⁾	tpw				50	ns	
BST diode start-up or shutdown time ⁽⁶⁾	t _{BS}			10		ns	

Note:

TIMING DIAGRAM





Figure 1: Timing Diagram


⁶⁾ Guaranteed by design.




TYPICAL CHARACTERISTICS


 V_{DD} = 12V, V_{SS} = V_{SW} = 0V, T_A = 25°C, unless otherwise noted.











High Output Voltage vs.












© 2022 MPS. All Rights Reserved.




Propagation Delay vs.




TYPICAL CHARACTERISTICS (continued)

 V_{DD} = 12V, V_{SS} = V_{SW} = 0V, T_A = 25°C, unless otherwise noted.


Sink Current vs. V_{DD}




Source Current vs. V_{DD}



Source Current vs.



Sink Current vs. Output Voltage $V_{DD}=12V$






TYPICAL PERFORMANCE CHARACTERISTICS


 V_{DD} = 12V, V_{SS} = V_{SW} = 0V, T_A = 25°C, unless otherwise noted.


Turn-On Propagation Delay

Turn-Off Propagation Delay


Driver Matching Time









Driver Matching Time



Driver Rising Time



Driver Falling Time





FUNCTIONAL BLOCK DIAGRAM




Figure 2: Functional Block Diagram

3/8/2022



REFERENCE DESIGN CIRCUITS

Half-Bridge Converter

In a half-bridge converter topology, the high-side MOSFET (HS-FET) and low-side MOSFET (LS-FET) are driven alternately with a dead time (DT) inserted between their respective on periods. INT and INL are driven with alternating signals via the pulse-width modulation (PWM) controller. The input voltage (V_{IN}) can rise up to 100V when in a half-bridge topology (see Figure 5 in the Typical Application Circuits section on page 13).

Two-Switch Forward Converter

In a two-switch forward converter topology, the HS-FET and LS-FET start up and shutdown simultaneously. During current-mode control, the INH and INL input signals sense the output voltage (V_{OUT}) and output current (I_{OUT}) via a PWM controller.

The Schottky diodes clamp the power transformer's reverse swing, and must be rated for V_{IN} , which can rise up to 100V (see Figure 6 in the Typical Application Circuits section on page 13).

Active-Clamp Forward Converter

In an active-clamp forward converter topology, the HS-FET and LS-FET are driven alternately. The HS-FET and reset capacitor (C_{RESET}) reset the power transformer without loss.


Active-clamp forward converter topologies are optimal for duty cycles exceeding 50%. The MPQ1925 may not be able to operate at 100V in an active-clamp forward topology (see Figure 7 in the Typical Application Circuits section on page 13).




APPLICATION INFORMATION

The INH and INL input signals can be controlled independently. If both INH and INL control the HS-FET and LS-FET of the same bridge, set a sufficient DT between the low INH and INL signals (and vice versa) to avoid shoot-through.

DT is the time interval between low INH and low INL. Figure 3 shows the shoot-through timing diagram.





MPQ1925 Rev. 1.0

3/8/2022

MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.



PCB Layout Guidelines

Proper PCB layout is critical for the optimal performance of the HS-FET and LS-FET gate The MPQ1925 is designed to drivers. accommodate negative undershoot; however, excessive undershoot can lead to unpredictable operation or damage to the IC. For the best results, refer to Figure 4 and follow the guidelines below:

- 1. Make the connection between the HS-FET source and the LS-FET drain as direct as possible to avoid a negative undershoot on the phase node due to parasitic inductance.
- 2. Use surface-mount N-channel MOSFETs that allow for a very short connection between the HS-FETs and LS-FETs.
- 3. Place the bootstrap capacitor (C3) and supply bypass capacitor (C2) as close as possible to the IC.
- 4. Use multiple vias to connect the ground side of these capacitors, which are connected to

- a solid ground plane, to both the GND pin and exposed pad.
- 5. Keep the high-current ground path between the input supply, input bulk capacitor (C6), and the MOSFETs away from the IC.




Figure 4: Recommended PCB Layout



TYPICAL APPLICATION CIRCUITS




Figure 5: Typical Application Circuit (Half-Bridge Converter Topology)




Figure 6: Typical Application Circuit (Two-Switch Forward Converter Topology)






Figure 7: Typical Application Circuit (Active-Clamp Forward Converter Topology)



PACKAGE INFORMATION


QFN-8 (4mmx4mm)






TOP VIEW

BOTTOM VIEW



SIDE VIEW




NOTE:

- 1) ALL DIMENSIONS ARE IN MILLIMETERS.
- 2) EXPOSED PADDLE SIZE DOES NOT INCLUDE MOLD FLASH.
- 3) LEAD COPLANARITY SHALL BE 0.08 MILLIMETERS MAX.
- 4) JEDEC REFERENCE IS MO-220.
- 5) DRAWING IS NOT TO SCALE.

RECOMMENDED LAND PATTERN



CARRIER INFORMATION



Part Number	Package	Quantity/	Quantity/	Quantity/	Reel	Carrier	Carrier
	Description	Reel	Tube	Tray	Diameter	Tape Width	Tape Pitch
MPQ1925HR-Z	QFN-8 (4mmx4mm)	5000	N/A	N/A	13in	12mm	8mm



REVISION HISTORY

Revision #	Revision Date	Description	Pages Updated
1.0	3/8/2022	Initial Release	-

Notice: The information in this document is subject to change without notice. Please contact MPS for current specifications. Users should warrant and guarantee that third-party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.