

Crystal to LVPECL Clock Generator

Features

- One LVPECL output pair
- Selectable frequency multiplication: $\times 2.5$ or $\times 5$
- External crystal frequency: 25.0 MHz
- Output frequency: 62.5 MHz or 125 MHz
- Low RMS phase jitter at 125 MHz, using 25 MHz crystal (1.875 MHz to 20 MHz): 0.4 ps (typical)
- Phase noise at 125 MHz (typical):

Offset	Noise Power
1 kHz	-117 dBc/Hz
10 kHz	-126 dBc/Hz
100 kHz	-131 dBc/Hz
1 MHz	-131 dBc/Hz


- Pb-free 8-pin TSSOP package
- Supply voltage: 3.3 V or 2.5 V
- Commercial and Industrial temperature range

Functional Description

The CY2XP22 is a PLL (Phase Locked Loop) based high performance clock generator that uses an external reference crystal. It is specifically targeted at FibreChannel and Gigabit Ethernet applications. It produces a selectable output frequency that is 2.5 or 5 times the crystal frequency. With a 25 MHz crystal, the user can select either a 62.5 MHz or 125 MHz output. It uses Cypress's low noise VCO technology to achieve less than 1 ps typical RMS phase jitter. The CY2XP22 has a crystal oscillator interface input and one LVPECL output pair.

For a complete list of related documentation, [click here](#).

Logic Block Diagram




Contents

Pinouts	3	Ordering Information	10
Pin Definitions	3	Ordering Code Definitions	10
Frequency Table	3	Package Diagram	11
Application Information	4	Acronyms	12
Power Supply Filtering Techniques	4	Document Conventions	12
Termination for LVPECL Output	4	Units of Measure	12
Crystal Interface	4	Document History Page	13
Absolute Maximum Conditions	5	Sales, Solutions, and Legal Information	15
Operating Conditions	5	Worldwide Sales and Design Support	15
DC Electrical Characteristics	6	Products	15
AC Electrical Characteristics	7	PSoC® Solutions	15
Recommended Crystal Specifications	7	Cypress Developer Community	15
Parameter Measurements	8	Technical Support	15

Pinouts

Figure 1. 8-pin TSSOP pinout



Pin Definitions

8-pin TSSOP

Pin Number	Pin Name	I/O Type	Description
1, 8	VDD	Power	3.3 V or 2.5 V power supply
2	VSS	Power	Ground
3, 4	XOUT, XIN	XTAL output and input	Parallel resonant crystal interface
5	F_SEL	CMOS input	Frequency Select: see Frequency Table
6, 7	CLK#, CLK	LVPECL output	Differential clock output

Frequency Table


Inputs		PLL Multiplier Value	Output Frequency (MHz)
Crystal Frequency (MHz)	F_SEL		
25	0	5	125
	1	2.5	62.5

Application Information

Power Supply Filtering Techniques

As in any high speed analog circuitry, noise at the power supply pins can degrade performance. To achieve optimum jitter performance, use good power supply isolation practices. Figure 2 illustrates a typical filtering scheme. Since all the current flows through pin 1, the resistance and inductance between this pin and the supply is minimized. A 0.01 or 0.1 μF ceramic chip capacitor is also located close to this pin to provide a short and low impedance AC path to ground. A 1 to 10 μF ceramic or tantalum capacitor is located in the general vicinity of this device and may be shared with other devices.


Figure 2. Power Supply Filtering



Termination for LVPECL Output

The CY2XP22 implements its LVPECL driver with a current steering design. For proper operation, it requires a 50 ohm dc termination on each of the two output signals. For 3.3 V operation, this data sheet specifies output levels for termination to $V_{DD} - 2.0 \text{ V}$. This same termination voltage can also be used for $V_{DD} = 2.5 \text{ V}$ operation, or it can be terminated to $V_{DD} - 1.5 \text{ V}$. Note that it is also possible to terminate with 50 ohms to ground (V_{SS}), but the high and low signal levels differ from the data sheet values. Termination resistors are best located close to the destination device. To avoid reflections, trace characteristic impedance (Z_0) should match the termination impedance. Figure 3 shows a standard termination scheme.


Figure 3. LVPECL Output Termination



Crystal Interface

The CY2XP22 is characterized with 18 pF parallel resonant crystals. The capacitor values shown in Figure 4 are determined using a 25 MHz 18 pF parallel resonant crystal and are chosen to minimize the ppm error. Note that the optimal values for C1 and C2 depend on the parasitic trace capacitance and are thus layout dependent.

Figure 4. Crystal Input Interface



Absolute Maximum Conditions

Parameter	Description	Conditions	Min	Max	Unit
V _{DD}	Supply Voltage		-0.5	4.4	V
V _{IN} ^[1]	Input Voltage, DC	Relative to V _{SS}	-0.5	V _{DD} + 0.5	V
T _S	Temperature, Storage	Non operating	-65	150	°C
T _J	Temperature, Junction		-	135	°C
ESD _{HBM}	ESD Protection, Human Body Model	JEDEC STD 22-A114-B	2000	-	V
UL-94	Flammability Rating	At 1/8 in.	V-0		
Θ _{JA} ^[2]	Thermal Resistance, Junction to Ambient	0 m/s airflow	100		°C/W
		1 m/s airflow	91		
		2.5 m/s airflow	87		

Operating Conditions

Parameter	Description	Min	Max	Unit
V _{DD}	3.3 V Supply Voltage	3.135	3.465	V
	2.5 V Supply Voltage	2.375	2.625	V
T _A	Ambient Temperature, Commercial	0	70	°C
	Ambient Temperature, Industrial	-40	85	°C
T _{PU}	Power up time for all V _{DD} to reach minimum specified voltage (ensure power ramps is monotonic)	0.05	500	ms

Notes

1. The voltage on any input or IO pin cannot exceed the power pin during power up.
2. Simulated using Apache Sentinel TI software. The board is derived from the JEDEC multilayer standard. It measures 76 x 114 x 1.6 mm and has 4-layers of copper (2/1/1/2 oz.). The internal layers are 100% copper planes, while the top and bottom layers have 50% metalization. No vias are included in the model.

DC Electrical Characteristics

Parameter	Description	Test Conditions	Min	Typ	Max	Unit
I _{DD}	Operating Supply Current with output unterminated	V _{DD} = 3.465 V, F _{OUT} = 125 MHz, output unterminated	–	–	125	mA
		V _{DD} = 2.625 V, F _{OUT} = 125 MHz, output unterminated	–	–	120	mA
I _{DDT}	Operating Supply Current with output terminated	V _{DD} = 3.465 V, F _{OUT} = 125 MHz, output terminated	–	–	150	mA
		V _{DD} = 2.625 V, F _{OUT} = 125 MHz, output terminated	–	–	145	mA
V _{OH}	LVPECL Output High Voltage	V _{DD} = 3.3 V or 2.5 V, R _{TERM} = 50 Ω to V _{DD} – 2.0 V	V _{DD} – 1.15	–	V _{DD} – 0.75	V
V _{OL}	LVPECL Output Low Voltage	V _{DD} = 3.3 V or 2.5 V, R _{TERM} = 50 Ω to V _{DD} – 2.0 V	V _{DD} – 2.0	–	V _{DD} – 1.625	V
V _{OD1}	LVPECL Peak-to-Peak Output Voltage Swing	V _{DD} = 3.3 V or 2.5 V, R _{TERM} = 50 Ω to V _{DD} – 2.0 V	600	–	1000	mV
V _{OD2}	LVPECL Output Voltage Swing (V _{OH} – V _{OL})	V _{DD} = 2.5 V, R _{TERM} = 50 Ω to V _{DD} – 1.5 V	500	–	1000	mV
V _{OCM}	LVPECL Output Common Mode Voltage (V _{OH} + V _{OL})/2	V _{DD} = 2.5 V, R _{TERM} = 50 Ω to V _{DD} – 1.5 V	1.2	–	–	V
V _{IH}	Input High Voltage, F_SEL		0.7 × V _{DD}	–	V _{DD} + 0.3	V
V _{IL}	Input Low Voltage, F_SEL		–0.3	–	0.3 × V _{DD}	V
I _{IH}	Input High Current, F_SEL	F_SEL = V _{DD}	–	–	115	μA
I _{IL}	Input Low Current, F_SEL	F_SEL = V _{SS}	–50	–	–	μA
C _{IN} ^[3]	Input Capacitance, F_SEL		–	15	–	pF
C _{INX} ^[3]	Pin Capacitance, XIN & XOUT		–	4.5	–	pF

Note

3. Not 100% tested, guaranteed by design and characterization.

AC Electrical Characteristics

Parameter ^[4]	Description	Conditions	Min	Typ	Max	Unit
F _{OUT}	Output Frequency		62.5	–	125	MHz
T _R , T _F	Output Rise or Fall Time	20% to 80% of full output swing	–	0.5	1.0	ns
T _{Jitter(φ)}	RMS Phase Jitter (Random)	125 MHz, (1.875–20 MHz)	–	0.4	–	ps
T _{DC}	Output Duty Cycle	Measured at zero crossing point	48	50	52	%
T _{LOCK}	Startup Time	Time for CLK to reach valid frequency measured from the time V _{DD} = V _{DD(min.)}	–	–	5	ms
T _{LFS}	Re-lock Time	Time for CLK to reach valid frequency from F_SEL pin change	–	–	1	ms

Recommended Crystal Specifications

Parameter ^[5]	Description	Min	Max	Unit
Mode	Mode of Oscillation	Fundamental		
F	Frequency	25	25	MHz
ESR	Equivalent Series Resistance	–	50	Ω
C ₀	Shunt Capacitance	–	7	pF

Notes

4. Not 100% tested, guaranteed by design and characterization.
5. Characterized using an 18 pF parallel resonant crystal.

Parameter Measurements

Figure 5. 3.3 V Output Load AC Test Circuit




Figure 6. 2.5 V Output Load AC Test Circuit




Figure 7. Output DC Parameters





Figure 8. Output Rise and Fall Time



Parameter Measurements (continued)

Figure 9. RMS Phase Jitter






Figure 10. Output Duty Cycle



Package Diagram

Figure 11. 8-pin TSSOP (4.40 mm Body) Package Outline, 51-85093



51-85093 *E

Acronyms

Acronym	Description
CLKOUT	Clock Output
CMOS	Complementary Metal Oxide Semiconductor
DPM	Die Pick Map
EPROM	Erasable Programmable Read Only Memory
LVDS	Low-Voltage Differential Signaling
LVPECL	Low-Voltage Positive Emitter Coupled Logic
NTSC	National Television System Committee
OE	Output Enable
PAL	Phase Alternate Line
PD	Power-Down
PLL	Phase Locked Loop
TTL	Transistor-Transistor Logic

Document Conventions

Units of Measure

Symbol	Unit of Measure
°C	degree Celsius
kHz	kilohertz
kΩ	kilohm
MHz	megahertz
MΩ	megaohm
μA	microampere
μs	microsecond
μV	microvolt
μVrms	microvolts root-mean-square
mA	milliampere
mm	millimeter
ms	millisecond
mV	millivolt
nA	nanoampere
ns	nanosecond
nV	nanovolt
Ω	ohm
ppm	parts per million
V	volt

Document History Page

Document Title: CY2XP22, Crystal to LVPECL Clock Generator				
Document Number: 001-10229				
Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	506262	RGL	09/27/2006	New data sheet
*A	838060	RGL	03/12/2007	Changed status from Advance to Preliminary
*B	2700242	KVM / PYRS	04/30/2009	<p>Updated Features: Updated details under "Phase Noise at 125 MHz".</p> <p>Updated Pinouts: Replaced VCCA with VDD. Replaced VEE with VSS. Replaced VCC with VDD.</p> <p>Updated Pin Definitions: Replaced VCCA with VDD. Replaced VCC with VDD. Replaced VEE with VSS.</p> <p>Updated details in "I/O Type" and "Description" columns for all pins.</p> <p>Updated Frequency Table: Added a column "PLL Multiplier Value" and added details in that column.</p> <p>Updated Application Information: Updated Power Supply Filtering Techniques: Updated Figure 2. Updated description. Removed "Termination for 3.3V LVPECL Output". Added "Termination for LVPECL Output".</p> <p>Updated Crystal Interface: Updated description.</p> <p>Updated Absolute Maximum Conditions: Replaced V_{CC} with V_{DD}. Changed maximum value of T_J parameter from 125 °C to 135 °C. Added Θ_{JA} parameter and its details.</p> <p>Updated Operating Conditions: Replaced V_{CC}, V_{CCA} with V_{DD}. Added Industrial Temperature Range corresponding to T_A parameter. Removed I_{EE}, C_{IN}, R_{UP} parameters and their details. Removed "Electrical Characteristics for F_SEL". Removed "DC Electrical Characteristics for LVPECL".</p> <p>Added DC Electrical Characteristics. Updated AC Electrical Characteristics: Removed Note "Refer to Figure 4 on page 4" and its reference. Removed Note "Refer to Figure 2 on page 4" and its reference. Removed Note "Refer to Figure 3 on page 4" and its reference. Updated details in "Min", "Typ" and "Max" columns corresponding to F_{OUT} parameter. Changed typical value of T_R, T_F parameter from 550 ps to 500 ps. Added details in "Test Conditions" column corresponding to t_{DC} parameter. Added T_{LOCK} parameter and its details. Updated Recommended Crystal Specifications: Removed "Resonance Type" parameter and its details.</p>

Document History Page (continued)

Document Title: CY2XP22, Crystal to LVPECL Clock Generator Document Number: 001-10229				
Revision	ECN	Orig. of Change	Submission Date	Description of Change
*B (cont.)	2700242	KVM / PYRS	04/30/2009	Updated Parameter Measurements : Removed figure "Output Load Test Circuit". Removed figure "Output Duty Cycle/Pulse Width/Period". Removed figure "Output Rise/Fall Time and Peak-Peak Voltage Swing". Added Figure 5 . Added Figure 6 . Added Figure 7 . Added Figure 8 . Added Figure 10 . Updated Ordering Information : Updated part numbers. Updated to new template.
*C	2718898	WWZ	06/15/2009	Minor Change: Post to external web.
*D	2767298	KVM	09/22/2009	Updated DC Electrical Characteristics : Replaced I _{DD} with I _{DDT} in "Parameter" column (for terminated outputs). Add I _{DD} parameter and its details (for unterminated outputs). Removed Note "I _{DD} includes approximately 24 mA of current that is dissipated externally in the output termination resistors." and its reference. Added Note 3 and referred the same note in C _{IN} and C _{INX} parameters. Updated AC Electrical Characteristics : Added 1.0 ns under "Max" column corresponding to T _R , T _F parameter. Updated details in "Test Conditions" column corresponding to T _{LOCK} parameter. Changed maximum value of T _{LOCK} parameter from 10 ms to 5 ms. Added T _{LFS} parameter and its details.
*E	2896121	KVM	03/19/2010	Updated Package Diagram : spec 51-85093 – Changed revision from *A to *B.
*F	3219081	BASH	04/07/2011	Changed status from Preliminary to Final. Updated Ordering Information : No change in part numbers. Added Ordering Code Definitions . Updated Package Diagram : spec 51-85093 – Changed revision from *B to *C. Added Acronyms and Units of Measure . Updated to new template. Completing Sunset Review.
*G	4336622	XHT	05/02/2014	Updated Package Diagram : spec 51-85093 – Changed revision from *C to *D. Updated to new template. Completing Sunset Review.
*H	4570097	XHT	11/14/2014	Updated Functional Description : Added "For a complete list of related documentation, click here ." at the end. Updated Ordering Information : Updated part numbers. Updated Package Diagram : spec 51-85093 – Changed revision from *D to *E.
*I	6135134	XHT	04/12/2018	Updated to new template. Completing Sunset Review.

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

Products

Arm® Cortex® Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Memory	cypress.com/memory
Microcontrollers	cypress.com/mcu
PSoC	cypress.com/psoc
Power Management ICs	cypress.com/pmic
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless Connectivity	cypress.com/wireless

PSoC® Solutions

[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#) | [PSoC 6 MCU](#)

Cypress Developer Community

[Community](#) | [Projects](#) | [Video](#) | [Blogs](#) | [Training](#) | [Components](#)

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation, 2006-2018. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress does not assume any liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.