





CSD22205L SLPS690B - AUGUST 2017 - REVISED FEBRUARY 2022

CSD22205L -8-V P-Channel NexFET™ Power MOSFET

1 Features


- Low resistance
- Small footprint 1.2 mm × 1.2 mm
- Low profile 0.36-mm height
- Lead free
- Gate-source voltage clamp
- Gate ESD protection
- RoHS compliant
- Halogen free

2 Applications


- Battery management
- Load switch
- Battery protection

3 Description

This -8-V, $8.2-m\Omega$, $1.2-mm \times 1.2-mm$ Land Grid Array (LGA) NexFET™ device has been designed to deliver the lowest on-resistance and gate charge in the smallest outline possible with excellent thermal characteristics in an ultra-low profile. The Land Grid Array (LGA) package is a silicon chip scale package with metal pads instead of solder balls.



R_{DS(on)} vs V_{GS}



R_{DS(on)} vs V_{GS}

Product Summary

T _A = 25°	C	VALUE	UNIT		
V _{DS}	Drain-to-Source Voltage	-8	V		
Qg	Gate Charge Total (-4.5 V)	6.5		nC	
Q _{gd}	Gate Charge Gate-to-Drain	1.0	nC		
	Dunin to Course On Brainten	V _{GS} = -1.5 V	30		
D		V _{GS} = -1.8 V	20	mΩ	
R _{DS(on)}	Drain-to-Source On-Resistance	V _{GS} = -2.5 V	11.5	11112	
		V _{GS} = -4.5 V	8.2		
V _{GS(th)}	Threshold Voltage	-0.7	V		

Device Information⁽¹⁾

DEVICE	QTY	MEDIA	PACKAGE	SHIP
CSD22205L	3000		1.20-mm × 1.20-mm	Tape
CSD22205LT	250	7-Inch Reel	Land Grid Array Package	and Reel

For all available packages, see the orderable addendum at the end of the data sheet.

Absolute Maximum Ratings

		5 -	
T _A = 25	5°C	VALUE	UNIT
V _{DS}	Drain-to-Source Voltage	-8	V
V _{GS}	Gate-to-Source Voltage	-6	V
I _D	Continuous Drain Current(1)	-7.4	Α
I _{DM}	Pulsed Drain Current ⁽²⁾	-71	Α
P _D	Power Dissipation ⁽¹⁾	0.6	W
T _J , T _{stg}	Operating Junction Temperature, Storage Temperature	-55 to 150	°C

- Min Cu $R_{\theta JA} = 225$ °C/W. (1)
- Pulse width \leq 100 μ s, duty cycle \leq 1%. (2)




Figure 3-1. Top View and Circuit Configuration



Table of Contents

1 Features1	6 Device and Documentation Support
2 Applications1	6.1 Receiving Notification of Documentation Updates
3 Description1	6.2 Trademarks
4 Revision History2	7 Mechanical, Packaging, and Orderable Information
5 Specifications3	7.1 CSD22205L Package Dimensions
5.1 Electrical Characteristics3	7.2 Land Pattern Recommendation
5.2 Thermal Information4	7.3 Stencil Recommendation
5.3 Typical MOSFET Characteristics4	
4 Devision History	
•	D (5.1 2000)
4 Revision History Changes from Revision A (August 2017) to Revision	B (February 2022) Page
Changes from Revision A (August 2017) to Revision	B (February 2022) Page
Changes from Revision A (August 2017) to Revision Changed ultra-low profile bullet from 0.35 mm to 0.36	· · · · · · · · · · · · · · · · · · ·
Changes from Revision A (August 2017) to Revision Changed ultra-low profile bullet from 0.35 mm to 0.36	6 mm in height

5 Specifications

5.1 Electrical Characteristics

 $T_A = 25^{\circ}C$ (unless otherwise stated)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
STATIC C	HARACTERISTICS					
BV _{DSS}	Drain-to-source voltage	$V_{GS} = 0 \text{ V}, I_{D} = -250 \mu\text{A}$	-8			V
I _{DSS}	Drain-to-source leakage current	V _{GS} = 0 V, V _{DS} = -6.4 V			-100	nA
I _{GSS}	Gate-to-source leakage current	V _{DS} = 0 V, V _{GS} = -6 V			-100	nA
V _{GS(th)}	Gate-to-source threshold voltage	$V_{DS} = V_{GS}, I_{D} = -250 \mu A$	-0.4	-0.7	-1.05	V
		$V_{GS} = -1.5 \text{ V}, I_D = -0.2 \text{ A}$		30		
В	Drain to course on registeres	$V_{GS} = -1.8 \text{ V}, I_D = -1 \text{ A}$		20	40	m O
$R_{DS(on)}$	Drain-to-source on-resistance	$V_{GS} = -2.5 \text{ V}, I_D = -1 \text{ A}$		11.5	15.0	mΩ
		$V_{GS} = -4.5 \text{ V}, I_D = -1 \text{ A}$		8.2	9.9	
g _{fs}	Transconductance	$V_{DS} = -0.8 \text{ V}, I_{D} = -1 \text{ A}$		10.4		S
DYNAMIC	CHARACTERISTICS				'	
C _{ISS}	Input capacitance			1070	1390	pF
Coss	Output capacitance	V _{GS} = 0 V, V _{DS} = -4 V, f = 1 MHz		560	730	pF
C _{RSS}	Reverse transfer capacitance			190	250	pF
R _G	Series gate resistance			30		Ω
Q _g	Gate charge total (–4.5 V)			6.5	8.5	nC
Q _{gd}	Gate charge gate-to-drain	V _{DS} = -4 V, I _D = -1 A		1.0		nC
Q _{gs}	Gate charge gate-to-source	V _{DS} = -4 V, I _D = -1 A		1.2		nC
Q _{g(th)}	Gate charge at V _{th}			0.7		nC
Q _{OSS}	Output charge	V _{DS} = -4 V, V _{GS} = 0 V		4.1		nC
t _{d(on)}	Turnon delay time			30		ns
t _r	Rise time	$V_{DS} = -4 \text{ V}, V_{GS} = -4.5 \text{ V},$		14		ns
t _{d(off)}	Turnoff delay time	$I_D = -1 \text{ A}$, $R_G = 0 \Omega$		70		ns
t _f	Fall time			32		ns
DIODE C	HARACTERISTICS					
V _{SD}	Diode forward voltage	I _S = -1 A, V _{GS} = 0 V		-0.68	-1.0	V
Q _{rr}	Reverse recovery charge	V _{DS} = -4 V, I _F = -1 A,		16		nC
t _{rr}	Reverse recovery time	di/dt = 200 A/μs		38		ns




5.2 Thermal Information


T_A = 25°C (unless otherwise stated)

	THERMAL METRIC	MIN	TYP	MAX	UNIT
R _{θJA}	Junction-to-ambient thermal resistance ⁽²⁾		75		°CAM
	Junction-to-ambient thermal resistance ⁽¹⁾		225		°C/W

- (1) Device mounted on FR4 material with minimum Cu mounting area.
- (2) Device mounted on FR4 material with 1-in² (6.45-cm²), 2-oz (0.071-mm) thick Cu.



Typ $R_{\theta JA}$ =75°C/W when mounted on 1 in² of 2-oz Cu.



Typ $R_{\theta JA}$ = 225°C/W when mounted on minimum pad area of 2-oz Cu.

5.3 Typical MOSFET Characteristics

 $T_A = 25$ °C (unless otherwise stated)




Figure 5-1. Saturation Characteristics





Figure 5-2. Transfer Characteristics

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated





Temperature




Figure 5-4. Gate Charge




Figure 5-5. Capacitance




Figure 5-6. Threshold Voltage vs Temperature




Figure 5-7. On-State Resistance vs Gate-to-Source Voltage





Figure 5-8. Normalized On-State Resistance vs **Temperature**







6 Device and Documentation Support

6.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

6.2 Trademarks


NexFET[™] is a trademark of Texas Instruments.
All trademarks are the property of their respective owners.



7 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

7.1 CSD22205L Package Dimensions



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This package is a lead-free bump design. Bump finish may vary. To determine the exact finish, refer to the device data sheet or contact a local TI representative.


Table 7-1. Pin Configuration Table

POSITION	DESIGNATION
1	Gate
2	Drain
3	Source
4	Drain


Product Folder Links: CSD22205L



7.2 Land Pattern Recommendation



7.3 Stencil Recommendation



A. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

www.ti.com 11-Jan-2022

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CSD22205L	ACTIVE	PICOSTAR	YMG	4	3000	RoHS & Green	NIAU	Level-1-260C-UNLIM	-55 to 150	205	Samples
CSD22205LT	ACTIVE	PICOSTAR	YMG	4	250	RoHS & Green	NIAU	Level-1-260C-UNLIM	-55 to 150	205	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE OPTION ADDENDUM


www.ti.com 11-Jan-2022

PACKAGE MATERIALS INFORMATION

www.ti.com 8-Sep-2021

TAPE AND REEL INFORMATION





		Dimension designed to accommodate the component width
ı		Dimension designed to accommodate the component length
ı	K0	Dimension designed to accommodate the component thickness
ı	W	Overall width of the carrier tape
-	P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CSD22205L	PICOST AR	YMG	4	3000	180.0	8.4	1.26	1.26	0.42	4.0	8.0	Q1
CSD22205LT	PICOST AR	YMG	4	250	180.0	8.4	1.26	1.26	0.42	4.0	8.0	Q1

www.ti.com 8-Sep-2021



*All dimensions are nominal

Device	ce Package Type Package Drawing		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CSD22205L	PICOSTAR	YMG	4	3000	182.0	182.0	20.0
CSD22205LT	PICOSTAR	YMG	4	250	182.0	182.0	20.0

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated