USB 2.0 + Audio Switch

The NL3S22S is a double-pole/double-throw (DPDT) analog switch for routing high speed differential data and audio. The high-speed data path is compliant with High Speed USB 2.0, Full Speed USB 1.1, Low Speed USB 1.0 and any generic UART protocol. The multi-purpose audio path is capable of passing signals with negative voltages as low as 2 V below ground and features shunt resistors to reduce Pop and Click noise in the audio system.



• V_{CC} Range: 2.7 V to 5.5 V

• Control Pins Compatible with 1.8 V Interfaces

• I_{CC}: 23 μA (Typ)

• ESD Performance: 4 kV HBM

• Available in 1.4 mm x 1.8 mm UQFN10

 These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

High Speed Data Path

• Input Signal Range: 0 V to 3.7 V

R_{DS(on)}: 5 Ω (Typ)
 C_{ON}: 4.5 pF (Typ)

• Data Rate: USB 2.0-Compliant – up to 480 Mbps

Audio Path

• Input Signal Range: -2.0 V to 2.0 V

• R_{DSON} : 3 Ω (Typ)

• $R_{ON(FLAT)}$: 0.002 Ω (Typ)

• THD: 0.002% (R_L = 16 Ω / V_{IS} = 0.4 V_{RMS})

Applications

Smartphones

• Tablets

• USB 2.0 Hosts/Peripherals

• Audio / High-Speeds Data Switching



ON Semiconductor®

www.onsemi.com

MARKING DIAGRAM



UQFN10 CASE 488AT



AW = Device Code

M = Date Code

Pb-Free Device

(Note: Microdot may be in either location)

ORDERING INFORMATION

Device	Package	Shipping [†]
NL3S22SMUTAG	UQFN10 (Pb-Free)	3000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.




Figure 1. Block Diagram

FUNCTION TABLE

EN	SEL	Shunt Status	D+/D- Function
0	Х	ON	No Connect
1	0	OFF	AUDP/AUDN
1	1	ON	HDP/HDN




Figure 2. UQFN10 – Top Through View

PIN DESCRIPTION

Pin Name	Pin	Description
V _{CC}	1	Power Supply
HDN	2	High Speed Differential Data (-)
AUDN	3	Audio Signal (-)
SEL	4	Function Select
D-	5	Audio/Data Common I/O (-)
GND	6	Ground
D+	7	Audio/Data Common I/O (+)
EN	8	Chip Enable
AUDP	9	Audio Signal (+)
HDP	10	High Speed Differential Data (+)

MAXIMUM RATINGS

Rating	Symbol		Value	Unit
V _{CC}	Positive DC Supply Voltage		-0.3 to +6	V
V _{IS}	Analog Input/Output Voltage	HDP, HDN	-0.3 to +5.5	V
		AUDP, AUDN	-2.5 to V _{CC} + 0.3	
		D+, D-	-2.5 to +5.5	
V _{IN}	Digital Control Pin Voltage on EN, SEL		-0.3 to V _{CC} + 0.3	V
T _s	Storage Temperature		-55 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10	seconds	260	°C
TJ	Junction Temperature Under Bias		150	°C
MSL	Moisture Sensitivity (Note 1)		Level 1	
I _{LU}	Latchup Current (Note 2)		±100	mA
ESD	ESD Protection (Note 3)	Human Body Model	4000	V

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 1. Moisture Sensitivity Level (MSL): 1 per IPC/JEDEC standard: J-STD-020A.
- 2. Latch up Current Maximum Rating: ±100 mA per JEDEC standard: JESD78.
- 3. This device series contains ESD protection and passes the following tests:
 Human Body Model (HBM) ±4.0 kV per JEDEC standard: JESD22–A114 for all pins.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit	
V _{CCEN}	Positive DC Supply Voltage		2.7	5.5	٧
V _{IS}	Switch Input / Output Voltage (Note 4)	HDP, HDN	0	3.7	V
		AUDP, AUDN	-2.0	2.0	
		D+, D-	-2.0	3.7	
V _{IN}	Digital Control Input Voltage		GND	V _{CC}	V
T _A	Operating Temperature Range		-40	+85	°C

^{4.} f the audio channel is not in use, it is recommended that no signals are applied on the audio inputs AUDN and AUDP.

DC ELECTRICAL CHARACTERISTICS (Typical values are at $V_{CC} = +3.6 \text{ V}$ and $T_A = +25 \, ^{\circ}\text{C}$)

	Parameter	Test Conditions		-40 °C to 85 °C			
Symbol			V _{CC} (V)	Min	Тур	Max	Unit
POWER SU	PPLY		•	•			
I _{CC}	Supply Current	I _{IS} = 0 mA	4.2	-	23	105	μΑ
Control Log	gic (EN, SEL)						
V _{IH}	Input High Voltage		4.2	1.5	_	_	V
			3.6	1.4	-	_	
			2.7	1.3	-	_	
V_{IL}	Input Low Voltage		4.2	-	_	0.4	V
			3.6	_	-	0.4	
			2.7	_	-	0.4	
V _{IHYS}	Input Hysteresis		2.7 – 5.5	-	250	_	mV
I _{IN}	Leakage Current		2.7 – 5.5	_	_	±150	nA
AUDIO SWI	TCH (AUDP/AUDN ↔ D+/D-)						
R _{ON}	ON-Resistance	$V_{IS} = -2.0 \text{ V to } 2.0 \text{ V}, I_{IS} = 50 \text{ mA}$	3.0	_	3	5	Ω
ΔR_{ON}	ON-Resistance Matching Between Channels	$V_{IS} = -2.0 \text{ V to } 2.0 \text{ V}, I_{IS} = 50 \text{ mA}$	3.0	-	0.05	-	Ω
R _{FLAT(ON)}	ON Resistance Flatness	$V_{IS} = -2.0 \text{ V to } 2.0 \text{ V, } I_{IS} = 50 \text{ mA}$	3.0	-	0.002	_	Ω
R _{SH}	Shunt Resistance		3.6	-	125	200	Ω
DATA SWIT	CH (HDP/HDN ↔ D+/D-)						
R _{ON}	ON-Resistance	V _{IS} = 0 V to 1.7 V, I _{IS} = 15 mA	3.0	_	5	7.5	Ω
ΔR_{ON}	ON-Resistance Matching Between Channels	V _{IS} = 0 V to 1.7 V, I _{IS} = 15 mA	3.0	-	0.02	-	Ω
R _{FLAT(ON)}	ON Resistance Flatness	V _{IS} = 0 V to 1.7 V, I _{IS} = 15 mA	3.0	-	0.003	_	Ω
I _{SW(OFF)}	OFF-State Leakage	V _{IS} = 0 V to 3.6	3.6	-	-	200	nA
I _{SW(ON)}	ON-State Leakage	V _{IS} = 0 V to 3.6	3.6	_	-	±200	nA

AC ELECTRICAL CHARACTERISTICS (Typical values are at V_{CC} = +3.6 V and T_A = +25 °C)

				-4	-40 °C to 85 °C		
Symbol	Parameter	Test Conditions	V _{CC} (V)	Min	Тур	Max	Unit
AUDIO SW	ITCH (AUDP/AUDN ↔ D+/D-)					
THD	Audio THD	$ f = 20 \text{ Hz to } 20 \text{ kHz}, \ V_{IS} = 0.4 \ V_{RMS}, \\ DC \text{ Bias} = 0 \text{ V, } R_L = 16 \ \Omega $	2.7 – 5.5	-	0.002	-	%
PSRR	Power Supply Ripple Rejection	From V $_{CC}$ unto AUDP/AUDN, f = 217 Hz, R $_{L}$ = 16 Ω	2.7 – 5.5	-	118	-	dB
DATA SWIT	TCH (HDP/HDN ↔ D+/D-)						
C _{ON}	Equivalent ON-Capacitance	Switch ON, f = 1 MHz	3.6	-	4.84	-	pF
C _{OFF}	Equivalent OFF-Capacitance	Switch OFF, f = 1 MHz	3.6	-	2.06	-	pF
D _{IL}	Differential Insertion	f = 10 MHz	2.7 – 5.5	-	-0.42	-	dB
	Loss	f = 800 MHz	2.7 – 5.5	-	-1.89	-	
		f = 1.1 GHz	2.7 – 5.5	-	-3.01	-	
D _{ISO}	Differential Off-Isolation	f = 10 MHz	2.7 – 5.5	-	-60	-	dB
		f = 800 MHz	2.7 – 5.5	-	-15	-	
		f = 1.1 GHz	2.7 – 5.5	-	-15	-	
D _{CTK}	Differential Crosstalk	f = 10 MHz	2.7 – 5.5	-	-67	-	dB
		f = 800 MHz	2.7 – 5.5	-	-23	-	
		f = 1.1 GHz	2.7 – 5.5	-	-19	-	
PSRR	Power Supply Ripple Rejection	From V_{CC} unto D+/D-, f = 217 Hz, R_L = 50 Ω	2.7 – 5.5	-	108	-	dB
DYNAMIC '	TIMING						
t _{PD}	Propagation Delay (Notes 5 and 6)	V_{NOn} or V_{NCn} = 0V, R_L = 50 Ω ,	2.7 – 5.5	-	0.25	=	ns
t _{ON}	Turn-On Time	V_{IS} = 1 V, R_L = 50 Ω , C_L = 7 pF (fixture only)	2.7 – 5.5				μs
		EN or SEL to AUDP/AUDN		-	2.2	-	
		EN or SEL to HDP/HDN		-	6.2	-	
t _{OFF}	Turn-Off Time	V_{IS} = 1 V, R_L = 50 Ω , C_L = 7 pF (fixture only)	2.7 – 5.5				ns
		EN or SEL to AUDP/AUDN		-	67	-	
		EN or SEL to HDP/HDN		-	1200	-	
t _{sk(b-b)}	Bit to bit skew	Within the same differential channel	2.7 – 5.5	-	5	-	ps
t _{sk(ch-ch)}	Channel to channel skew	Maximum skew between all chan- nels	2.7 – 5.5	-	5	-	ps

^{5.} Guaranteed by design.
6. No other delays than the RC network formed by the load resistance and the load capacitance of the switch are added on the bus. For a 10 pF load, this delay is 5 ns which is much smaller than rise and fall time of typical driving systems. Propagation delays on the bus are determined by the driving circuit on the driving side and its interactions with the load of the driven side.

PARAMETER MEASUREMENT INFORMATION




Figure 3. Differential Insertion Loss (S_{DD21})




Figure 4. Differential Off Isolation (S_{DD21})




Figure 5. Differential Crosstalk (S_{DD21})





Figure 6. Bit-to-Bit and Channel-to-Channel Skew






Figure 8. Off State Leakage

DUT

Pins
Unconnected

Control Logic

Figure 9. On State Leakage

TYPICAL OPERATING CHARACTERISTICS




Figure 10. USB 2.0 High Speed Eye Diagram




Figure 11. USB 1.1 Full Speed Eye Diagram




Figure 12. USB 1.0 Low Speed Eye Diagram




Figure 13. Product Supply Current




Figure 14. Data Path On Resistance




Figure 15. Data Switch Differential Insertion Loss




Figure 16. Data Switch Differential Off-Isolation




Figure 18. Audio Path On Resistance




Figure 17. Data Switch Differential Crosstalk








Figure 19. Audio THD




DATE 01 AUG 2007










MOUNTING FOOTPRINT



NOTES:

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 CONTROLLING DIMENSION: MILLIMETERS
- 3. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.25 AND 0.30 MM
- FROM TERMINAL.

 COPLANARITY APPLIES TO THE EXPOSED PAD
 AS WELL AS THE TERMINALS.

	MILLIMETERS			
DIM	MIN	MAX		
Α	0.45	0.60		
A1	0.00	0.05		
A3	0.127	REF		
b	0.15	0.25		
D	1.40	BSC		
E	1.80	BSC		
е	0.40	BSC		
L	0.30	0.50		
L1	0.00	0.15		
L3	0.40	0.60		

GENERIC MARKING DIAGRAM*



XX = Specific Device Code

= Date Code Μ = Pb-Free Package

(Note: Microdot may be in either location)

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present.

DOCUMENT NUMBER:	98AON22493D	Electronic versions are uncontrolled except when accessed directly from the Document Ri- Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	10 PIN UQFN, 1.4 X 1.8, 0.4	IP	PAGE 1 OF 1		

ON Semiconductor and (III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales