


SINGLE CHIP RDS DEMODULATOR + FILTER

- VERY HIGH RDS DEMODULATION QUALITY WITH IMPROVED DIGITAL SIGNAL PROC-ESSING
- HIGH PERFORMANCE, 57KHz BANDPASS FILTER (8th ORDER)
- PURELY DIGITAL RDS DEMODULATION WITHOUT EXTERNAL COMPONENTS
- ARI INDICATION AND RDS SIGNAL QUAL-ITY OUTPUTS
- 4.332MHz CRYSTAL OSCILLATOR (8.664 and 17.328MHz SELECTABLE OP-TIONS)
- LOW NOISE CMOS TECHNOLOGY
- LOW RADIATION

DESCRIPTION

The TDA7331, an improved version of TDA7330B, recovers the additional inaudible RDS information which is transmitted by FM radio broadcasting stations and operates in accordance with the EBU (European Broadcasting Union) specifications.


The device is made up of two sections: a cas-



caded antialiasing a switched capacitors bandpass filter for processe RDS band selection and a demodulating Section that performs the extraction od RDS tis a stream (RDDA) and clock (RDCL), to be furner processed by a suitable RDS deceder.

○ xputs for RDS signal quality and ARI indication are also present.

BLOCK DIAGRAM and TEST CIRCUIT



September 2003 1/7


ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
Vs	Supply Voltage	7	V
T _{op}	Operating Temperature Range	-40 to 85	°C
T _{stq}	Storage Temperature	-55 to 150	°C

PIN FUNCTION

N° pin	Name	Functional description
1	MPX	RDS input signal
2	VREF	Reference voltage
3	OSEL	Oscillator selector pin: - open, or closed to Vs = quartz oscillator - closed to GND = external driven
4	FILOUT	Filter output
5	GND	Ground
6	nc	Not connected
7	nc	Not connected
8	nc	Not connected
9	OSCOUT	Oscillator output
10	OSCIN	Oscillator input
11	T57	Testing output pin: 57kHz clock output
12	RDCL	RDS clock output 1187.5Hz
13	RDDA	RDS data output
14	QUAL	Output for signal quality indication (High = good)
15	ARI	Output for ARI indication: - high when RDS+ARI are present - high when only ARI is present - low when only RDS is present - undefined when nos signal is present
16	Vs	Supply voltage
17	nc	Not connected
18	FSEL	Frequency selector pin: - 100K to V_S = 17.328MHz - open = 4.332MHz - closed to V_S = 8.664MHz
19	TM	Test mode pin: - open = normal operation - closed to V_S = testmode
20	EXTRES	Reset pin: - open = run mode - closed to V _S = reset condition

PIN CONNECTION



2/7

THERMAL DATA


I	Symbol	Description	DIP20	SO20	Unit
	R _{th j-amb}	Thermal Resistance Junction-Ambient Max	100	200	°C/W

ELECTRICAL CHARACTERISTICS (T_{amb} = 25°C, V_S = 5V, unless otherwise specified).

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
Vs	Supply voltage		4.5	5	5.5	V
Is	Supply current			7.5	11.0	mA
FILTER						
f _C	Center frequency		56.5	57	57.5	kHz
BW	3dB Bandwidth		2.5	3	3.5	kHz
G	Gain	f = 57kHz	18	20	22	dB
Α	Attenuation	$\Delta f \pm 4kHz$	18	22		dB
		f = 38kHz	50	60		dB
		f = 67kHz	35	45		dB
R _I	Input impedance of MPX		80	120	150	ΚΩ
R_L	Load impedance on FILOUT		1			$M\Omega$
S/N	Signal to noise ratio	$V_{IN} = 3mV_{RMS}$	30	40		dB
V _{IN}	MPX input signal	f = 19kHz; T3 ≤ 40dB(1) f = 57kHz (RDS+ ARI)			1000 50	${ m mV}_{ m RMS}$ ${ m mV}_{ m RMS}$
V_{REF}	Reference			V _S /2		V
DEMODUL	ATOR					
Input pins ((EXTRES, FSEL, TM) DSEL)		all with ir	nternal pu		
I _{PD}	Input Current	V _{IN} = 5V (pull-down input)	15		30	μА
I _{PU}	Input Current	VIN = 0V (pull-up input)	-25		-10	μΑ
V _{IH}	Input voltage high		0.7 · V _S	$0.8 \cdot V_S$		V
V _{IL}	Input voltage low			0.2 · Vs	0.3 · V _S	V
Output pins	s (RDCL, RDDA, ARI, QUAL, T57	7)				
V _{OH}	Ouput voltage high	$I_L = 0.5 \text{mA}$	4	4.6		V
VoL	Output voltage low	$I_L = 0.5 \text{mA}$		0.4	1	V
OSCILLAT	OR					
VCLL	Input level OSCIN pin	OSEL = open circuit			1	V
VCLH	Input level OSCIN pin	OSEL = open circuit	4			V
	Amplitude OSCOUT	OSEL = open circuit		4.5		V
V_{PP}	Amplitude OSCIN (for external drive)	OSEL = GND, f = 4.332MHz		100		mVpp
		OSEL = GND, f = 8.664MHz		120		mVpp
	İ	OSEL = GND,		150		mVpp

⁽¹⁾ The 3rd harmonic (57kHz) must be less than -40dB with respect to the input signal plus gain.

Figure 1. RDS timing diagram



OUTPUT TIMING

The RDS (1187.5Hz) output clock on RDCL line is synchronized to the incoming data.

According to the internal PLL lock condition data change can result on the falling or on the rising clock edge. (see Fig. 1)

Whichever clock edge is used by the decoder (rising or falling edge) the data will remain valid for 416.7 µsec after the clock transition.

OSCILLATOR CONTROLS (FSEL, OSEL)

Three different crystal frequencies can be used. The adaption of the internal clock divider to the external crystal is achieved via the input pin FSEL. See the followings table for reference:

Crystal	FSEL (pin configuration)
4.332MHz	connected to GND or open
8.664MHz	connected to Vs
17.328MHz	external resistor of 100K to Vs

A special mode is introduced to reduce EMI. With pin OSEL connected to GND the internal oscillator is switched off and an external sinusoidal frequency could be applied on OSCIN. The peak to peak voltage of this signal can be reduced down to 60mV.

In this mode the frequency selection via FSEL is still active.


Suggested values of C1 and C2 are shown in the following table:


Crystal	C1	C2
4.332MHz	27pF	47pF
8.664MHz	27pF	-
17.328MHz	27pF	-

4/7

DIM.			mm			inch	
		MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
a1	1	0.254			0.010		
В		1.39		1.65	0.055		0.065
b			0.45			0.018	
b1	l		0.25			0.010	
D)			25.4			1.000
Е			8.5			0.335	
е			2.54			0.100	
e3	3		22.86			0.900	
F				7.1			0.280
I				3.93			0.155
L			3.3			0.130	
Z				1.34			0.053

OUTLINE AND MECHANICAL DATA







47/

DIM.	mm		inch			
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
Α	2.35		2.65	0.093		0.104
A1	0.1		0.3	0.004		0.012
В	0.33		0.51	0.013		0.020
С	0.23		0.32	0.009		0.013
D	12.6		13	0.496		0.512
Е	7.4		7.6	0.291		0.299
е		1.27			0.050	
Н	10		10.65	0.394		0.419
h	0.25		0.75	0.010		0.030
L	0.4		1.27	0.016		0.050
K	0° (min.)8° (max.)					

OUTLINE AND MECHANICAL DATA





477

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners

STMicroelectronics GROUP OF COMPANIES

Australia – Belgium - Brazil - Canada - China – Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States

www.st.com

