



## 74ACTQ74 Quiet Series Dual D-Type Positive Edge-Triggered Flip-Flop

## Features

- I<sub>CC</sub> reduced by 50%
- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Guaranteed pin-to-pin skew AC performance
- Improved latch-up immunity
- 4kV minimum ESD immunity
- TTL-compatible inputs

## **General Description**

The 74ACTQ74 is a dual D-type flip-flop with Asynchronous Clear and Set inputs and complementary  $(Q, \overline{Q})$  outputs. Information at the input is transferred to the outputs on the positive edge of the clock pulse. Clock triggering occurs at a voltage level of the clock pulse and is not directly related to the transition time of the positive-going pulse. After the Clock Pulse input threshold voltage has been passed, the Data input is locked out and information present will not be transferred to the outputs until the next rising edge of the Clock Pulse input.

The ACTQ74 utilizes Fairchild Quiet Series technology to guarantee quiet output switching and improved dynamic threshold performance. FACT Quiet Series<sup>™</sup> features GTO<sup>™</sup> output control and undershoot corrector in addition to a split ground bus for superior performance.

#### Asynchronous Inputs:


- LOW input to S<sub>D</sub> (Set) sets Q to HIGH level
- LOW input to  $\overline{C}_{D}$  (Clear) sets Q to LOW level
- Clear and Set are independent of clock
- Simultaneous LOW on  $\overline{C}_D$  and  $\overline{S}_D$  makes both Q and  $\overline{Q}$  HIGH

## **Ordering Information**

Order Number	Package Number Package Description	
74ACTQ74SC	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
74ACTQ74SJ	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering number.

## **Connection Diagram**




## **Pin Descriptions**


Pin Names	Description
D <sub>1</sub> , D <sub>2</sub>	Data Inputs
CP <sub>1</sub> , CP <sub>2</sub>	Clock Pulse Inputs
$\overline{C}_{D1}, \overline{C}_{D2}$	Direct Clear Inputs
$\overline{S}_{D1}, \overline{S}_{D2}$	Direct Set Inputs
$Q_1, \overline{Q}_1, Q_2, \overline{Q}_2$	Outputs

FACT<sup>™</sup>, FACT Quiet Series<sup>™</sup>, and GTO<sup>™</sup> are trademarks of Fairchild Semiconductor Corporation.

# Logic Symbols







## Truth Table (Each Half)

	Inp	Out	puts		
S_□	<b>C</b> <sub>D</sub>	СР	D	Q	Q
L	Н	Х	Х	Н	L
Н	L	Х	Х	L	Н
L	L	Х	Х	Н	Н
Н	Н	~	Н	Н	L
Н	Н	~	L	L	Н
Н	Н	L	Х	Q <sub>0</sub>	$\overline{Q}_0$


H = HIGH Voltage Level

L = LOW Voltage Level X = Immaterial

✓ = LOW-to-HIGH Clock Transition

 $\mathsf{Q}_0(\overline{\mathsf{Q}}_0) = \mathsf{Previous}\;\mathsf{Q}(\overline{\mathsf{Q}})$  before LOW-to-HIGH Transition of Clock

## **Block Diagram**



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

## **Absolute Maximum Ratings**

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Rating
V <sub>CC</sub>	Supply Voltage	-0.5V to +7.0V
I <sub>IK</sub>	DC Input Diode Current	
	$V_{I} = -0.5V$	–20mA
	$V_{I} = V_{CC} + 0.5V$	+20mA
VI	DC Input Voltage	–0.5V to V <sub>CC</sub> + 0.5V
I <sub>OK</sub>	DC Output Diode Current	
	$V_{O} = -0.5V$	–20mA
	$V_{O} = V_{CC} + 0.5V$	+20mA
Vo	DC Output Voltage	-0.5V to V <sub>CC</sub> + 0.5V
Ι <sub>Ο</sub>	DC Output Source or Sink Current	±50mA
I <sub>CC</sub> or I <sub>GND</sub>	DC V <sub>CC</sub> or Ground Current per Output Pin	±50mA
T <sub>STG</sub>	Storage Temperature	–65°C to +150°C
	DC Latch-Up Source or Sink Current	±300mA
TJ	Junction Temperature	140°C

## **Recommended Operating Conditions**

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

Symbol	Parameter	Rating
V <sub>CC</sub>	Supply Voltage	4.5V to 5.5V
VI	Input Voltage	0V to V <sub>CC</sub>
Vo	Output Voltage	0V to V <sub>CC</sub>
T <sub>A</sub>	Operating Temperature	–40°C to +85°C
$\Delta V / \Delta t$	Minimum Input Edge Rate:	125mV/ns
	$V_{\rm IN}$ from 0.8V to 2.0V, $V_{\rm CC}$ @ 4.5V, 5.5V	

				T <sub>A</sub> = +25°C		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	
Symbol	Parameter	Conditions	V <sub>CC</sub> (V)	Тур.	G	uaranteed Limits	Units
VIH	Minimum HIGH Level	$V_{OUT} = 0.1V$	4.5	1.5	2.0	2.0	V
	Input Voltage	or V <sub>CC</sub> – 0.1V	5.5	1.5	2.0	2.0	
V <sub>IL</sub>	Maximum LOW Level	$V_{OUT} = 0.1V$	4.5	1.5	0.8	0.8	V
	Input Voltage	or $V_{CC} - 0.1V$	5.5	1.5	0.8	0.8	
V <sub>OH</sub>	Minimum HIGH Level	I <sub>OUT</sub> = -50 μA	4.5	4.49	4.4	4.4	V
	Output Voltage		5.5	5.49	5.4	5.4	
		$V_{IN} = V_{IL} \text{ or } V_{IH}$ :					
		I <sub>OH</sub> = -24mA	4.5		3.86	3.76	
		$I_{OH} = -24 \text{mA}^{(1)}$	5.5		4.86	4.76	
V <sub>OL</sub>	Maximum LOW Level	Ι <sub>ΟUT</sub> = 50μΑ	4.5	0.001	0.1	0.1	V
	Output Voltage		5.5	0.001	0.1	0.1	
		$V_{IN} = V_{IL} \text{ or } V_{IH}$ :					
		I <sub>OL</sub> = 24mA	4.5		0.36	0.44	
		$I_{OL} = 24 \text{mA}^{(1)}$	5.5		0.36	0.44	
I <sub>IN</sub>	Maximum Input Leakage Current	$V_I = V_{CC}$ , GND	5.5		±0.1	±1.0	μA
I <sub>OZ</sub>	Maximum 3-STATE Leakage Current	$V_{I} = V_{IL}, V_{IH};$ $V_{O} = V_{CC}, \text{ GND}$	5.5		±0.5	±5.0	μA
I <sub>сст</sub>	Maximum I <sub>CC</sub> /Input	$V_{I} = V_{CC} - 2.1V$	5.5	0.6		1.5	mA
I <sub>OLD</sub>	Minimum Dynamic	V <sub>OLD</sub> = 1.65V Max.	5.5			75	mA
I <sub>OHD</sub>	Output Current <sup>(1)</sup>	V <sub>OHD</sub> = 3.85V Min.	5.5			-75	mA
I <sub>CC</sub>	Maximum Quiescent Supply Current	$V_{IN} = V_{CC}$ or GND	5.5		2.0	20.0	μA
V <sub>OLP</sub>	Quiet Output Maximum Dynamic V <sub>OL</sub>	Figures 1 & 2 <sup>(3)</sup>	5.0	1.1	1.5		V
V <sub>OLV</sub>	Quiet Output Minimum Dynamic V <sub>OL</sub>	Figures 1 & 2 <sup>(3)</sup>	5.0	-0.6	-1.2		V
V <sub>IHD</sub>	Minimum HIGH Level Dynamic Input Voltage	(4)	5.0	1.9	2.2		V
V <sub>ILD</sub>	Maximum LOW Level Dynamic Input Voltage	(4)	5.0	1.2	0.8		V

## Notes:

1. All outputs loaded; thresholds on input associated with output under test.

2. Maximum test duration 2.0ms, one output loaded at a time.

**DC Electrical Characteristics** 

3. Max number of outputs defined as (n). Data inputs are driven 0V to 3V. One output @ GND.

4. Max number of data inputs (n) switching. (n – 1) inputs switching 0V to 3V. Input-under-test switching: 3V to threshold ( $V_{ILD}$ ), 0V to threshold ( $V_{IHD}$ ), f = 1MHz.

## **AC Electrical Characteristics**

			T <sub>A</sub> = +25°C, C <sub>L</sub> = 50pF		$\label{eq:T_A} \begin{split} T_A &= -40^\circ C \text{ to } +85^\circ C, \\ C_L &= 50 \text{pF} \end{split}$			
Symbol	Parameter	V <sub>CC</sub> (V) <sup>(5)</sup>	Min.	Тур.	Max.	Min.	Max.	Units
f <sub>MAX</sub>	Maximum Clock Frequency	5.0	145	200		125		MHz
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation Delay, $\overline{C}_{Dn}$ or $\overline{S}_{Dn}$ to $Q_n$ or $\overline{Q}_n$	5.0	3.0	7.0	8.5	3.0	9.0	ns
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation Delay, $CP_n$ to $Q_n$ or $\overline{Q}_n$	5.0	3.0	6.5	8.0	3.0	8.6	ns
t <sub>OSLH</sub> , t <sub>OSHL</sub>	Output to Output Skew <sup>(6)</sup>	5.0		0.5	1.0		1.0	ns

#### Notes:

5. Voltage range 5.0 is 5.0V  $\pm$  0.5V.

6. Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t<sub>OSHL</sub>) or LOW-to-HIGH (t<sub>OSLH</sub>). Parameter guaranteed by design.

## **AC Operating Requirements**

			T <sub>A</sub> = +25°C, C <sub>L</sub> = 50pF		$T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C,$ $C_{L} = 50\text{pF}$	
Symbol	Parameter	V <sub>CC</sub> (V) <sup>(7)</sup>	Тур.	Gu	aranteed Minimum	Units
t <sub>S</sub>	Setup Time, HIGH or LOW, D <sub>n</sub> to CP <sub>n</sub>	5.0	1.0	3.0	3.0	ns
t <sub>H</sub>	Hold Time, HIGH or LOW, D <sub>n</sub> to CP <sub>n</sub>	5.0	-0.5	1.5	1.5	ns
t <sub>W</sub>	$CP_n$ or $\overline{C}_{Dn}$ or $\overline{S}_{Dn}$ , Pulse Width	5.0	3.0	4.0	4.0	ns
t <sub>REC</sub>	$ \begin{array}{c} \text{Recovery Time,} \\ \overline{C}_{Dn} \text{ or } \overline{S}_{Dn} \text{ to } \text{CP} \end{array} $	5.0	-2.5	1.5	1.5	ns

#### Note:

7. Voltage range 5.0 is 5.0V  $\pm$  0.5V.

## Capacitance

Symbol	Parameter	Conditions	Тур.	Units
C <sub>IN</sub>	Input Capacitance	V <sub>CC</sub> = OPEN	4.5	pF
C <sub>PD</sub>	Power Dissipation Capacitance	$V_{CC} = 5.0V$	60.0	pF

## **FACT Noise Characteristics**

The setup of a noise characteristics measurement is critical to the accuracy and repeatability of the tests. The following is a brief description of the setup used to measure the noise characteristics of FACT.

#### **Equipment:**


Hewlett Packard Model 8180A Word Generator

PC-163A Test Fixture

Tektronics Model 7854 Oscilloscope

#### Procedure:

- 1. Verify Test Fixture Loading: Standard Load 50pF,  $500\Omega$ .
- Deskew the HFS generator so that no two channels have greater than 150ps skew between them. This requires that the oscilloscope be deskewed first. It is important to deskew the HFS generator channels before testing. This will ensure that the outputs switch simultaneously.
- 3. Terminate all inputs and outputs to ensure proper loading of the outputs and that the input levels are at the correct voltage.
- Set the HFS generator to toggle all but one output at a frequency of 1MHz. Greater frequencies will increase DUT heating and effect the results of the measurement.



#### Notes:

- 8. V<sub>OHV</sub> and V<sub>OLP</sub> are measured with respect to ground reference.
- 9. Input pulses have the following characteristics: f = 1MHz,  $t_r = 3ns$ ,  $t_f = 3ns$ , skew < 150ps.

#### Figure 1. Quiet Output Noise Voltage Waveforms


 Set the HFS generator input levels at 0V LOW and 3V HIGH for ACT devices and 0V LOW and 5V HIGH for AC devices. Verify levels with an oscilloscope.

#### $V_{OLP}/V_{OLV}$ and $V_{OHP}/V_{OHV}$ :

- Determine the quiet output pin that demonstrates the greatest noise levels. The worst case pin will usually be the furthest from the ground pin. Monitor the output voltages using a 50Ω coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- Measure V<sub>OLP</sub> and V<sub>OLV</sub> on the quiet output during the worst case transition for active and enable.
   Measure V<sub>OHP</sub> and V<sub>OHV</sub> on the quiet output during the worst case transition for active and enable.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.


### V<sub>ILD</sub> and V<sub>IHD</sub>:


- Monitor one of the switching outputs using a 50Ω coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- First increase the input LOW voltage level, V<sub>IL</sub>, until the output begins to oscillate or steps out a min of 2ns. Oscillation is defined as noise on the output LOW level that exceeds V<sub>IL</sub> limits, or on output HIGH levels that exceed V<sub>IH</sub> limits. The input LOW voltage level at which oscillation occurs is defined as V<sub>ILD</sub>.
- Next decrease the input HIGH voltage level, V<sub>IH</sub>, until the output begins to oscillate or steps out a min of 2ns. Oscillation is defined as noise on the output LOW level that exceeds V<sub>IL</sub> limits, or on output HIGH levels that exceed V<sub>IH</sub> limits. The input HIGH voltage level at which oscillation occurs is defined as V<sub>IHD</sub>.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.




#### Figure 2. Simultaneous Switching Test Circuit

**Physical Dimensions** Dimensions are in inches (millimeters) unless otherwise noted.





8



74ACTQ74 Quiet Series Dual D-Type Positive Edge-Triggered Flip-Flop