ACS8525 LC/ P Line Card Protection Switch for SONET/ SDH Systems

DATASHEET

ADVANCED COMMUNICATIONS

Description

The ACS8525 is a highly integrated, single-chip solution for "Hit-less" protection switching of SEC (SDH/ SONET Equipment Clock) + Sync clock "Groups", from Master and Slave SETS clock cards and a third (Stand-by) source, for Line Cards in a SONET or SDH Network Element. The ACS8525 has fast activity monitors on the SEC clock inputs and will implement automatic system protection switching against the Master clock failure. The selection of the Master/ Slave input can be forced by a Force Fast Switch pin. If both the Master and Slave input clocks fail, the Stand-by "Group" is selected or, if no Stand-by is available, the device enters Digital Holdover mode.

EMTECH

The ACS8525 can perform frequency translation, converting, for example, an 8 kHz SEC input clock from a backplane into a 155.52 MHz clock for local line cards.

Master and Slave SEC inputs to the device support TTL/ CMOS and PECL/ LVDS. The Stand-by SEC and three Sync inputs are TTL/ CMOS only.

The ACS8525 generates two SEC clock outputs, via one PECL/ LVDS and one TTL/ CMOS port, with spot frequencies from 2 kHz up to 311.04 MHz (up to 155.52 MHz on the TTL/ CMOS port). It also provides an 8 kHz Frame Sync and a 2 kHz Multi-Frame Sync signal output with programmable pulse width and polarity.

The ACS8525 includes a Serial Port, which can be SPI compatible, providing access to the configuration and status registers for device setup.


IEEE 1149.1 JTAG Boundary Scan is supported.

Block Diagram

Features

FINAL

- SONET/ SDH applications up to OC-3/ STM-1 bit rates
- Switches between grouped inputs (SEC/ Sync pairs)
- Inputs: three SECs at any of 2, 4, 8 kHz (and N x 8 kHz multiples up to 155.52 MHz), plus Frame Sync/ Multi-Frame Sync
- Outputs: two SEC clocks at any of several spot frequencies from 2 kHz up to 77.76 MHz via the TTL/ CMOS port and up to 311.04 MHz via the PECL/ LVDS port
- Selectable clock I/ O port technologies
- Modes for E3/DS3 and multiple E1/DS1 rate output clocks
- Frequency translation of SEC input clock to a different local line card clock
- Robust input clock source activity monitoring on all inputs
- Supports Free-run, Locked and Digital Holdover modes of operation
- Automatic "Hit-less" source switchover on loss of input
- External force fast switch between SEC1 / SEC2 inputs
- Phase Build-out for output clock phase continuity during input switchover
- PLL "Locked" and "Acquisition" bandwidths individually selectable from 18, 35 or 70 Hz
- Serial interface for device set-up
- Single 3.3 V operation, 5 V I/ O compatible
- Operating temperature (ambient) of -40 to +85° C
- Available in LQFP 64 package
- Lead (Pb)-free version available (ACS8525T), RoHS and WEEE compliant





FINAL

Section

Table of Contents

Description	1
Block Diagram	1
Features	1
Table of Contents	
Pin Diagram	
Pin Description	
ntroduction	
General Description	
Inputs	
Preconfiguring Inputs	
PECL/ LVDS Input Port Selection	
Input Locking Frequency Modes	
Input SEC Activity Monitors	
Leaky Bucket Accumulator	
Fast Activity Monitor	
Selector	
Selection of Input SECs	
External Protection Switching Mode-SRCSW pin	
Output Clock Phase Continuity on Source Switchover	
Forcing of the Operating Mode of the Device	13
Phase Locked Loops (PLLs)	
PLL Overview	
PLL Architecture	
PLL Operational Controls	
Phase Compensation Functions	
DPLL Feature Summary	20
Outputs	
PECL/ LVDS Output Port Selection	
Output Frequency Selection and PLL Configuration	
Operating Modes (States) of the Device	30
Free-run Mode	
Pre-locked Mode	
Locked Mode	
Lost-phase Mode	
Digital Holdover Mode	
Pre-locked2 Mode	
Local Oscillator Clock	
Status Reporting and Phase Measurement	
Input Status Interrupts	
Input Status Information	
	32
Measuring Phase Between Master and Slave/ Stand-by SEC Sources	33
Sync Reference Sources	
Aligning Phase of MFrSync and FrSync Outputs to Phase of Sync Inputs	34
Power-On Reset	. 35
Serial Interface	. 35
Register Map	38
Register Organization	
Multi-word Registers	
Register Access	
Interrupt Enable and Clear	
Defaults	
Register Descriptions	
	42



Page



ACS8525 LC/ P

ADVANCED COMMUNICATIONS

FINAL

DATASHEET

Section

Section	Page
Electrical Specifications	
JTAG	
Over-voltage Protection	
ESD Protection	
Latchup Protection	
Maximum Ratings	
Operating Conditions	
DC Characteristics	
Jitter Performance	103
Input/ Output Timing	
Package Information	106
Thermal Conditions	
Application Information	108
References	109
Abbreviations	109
Notes	110
Trademark Acknowledgements	110
Revision Status/ History	111
Ordering Information	112
Disclaimers	112
Contacts	112



ACS8525 LC/ P


ADVANCED COMMUNICATIONS

FINAL

DATASHEET

Pin Diagram

Figure 2 ACS8525 Pin Diagram Line Card Protection Switch for SONET/SDH Systems





FINAL

ACS8525 LC/ P

DATASHEET

Pin Description

Table 1	Power Pins
---------	------------

Pin Number	Symbol	I/O	Туре	Description
8, 9, 12	VD1+, VD2+, VD3+	Р	-	Supply Voltage: Digital supply to gates in analog section, +3.3 Volts $\pm 10\%$
22	VDD_DIFF	Р	-	Supply Voltage: Digital supply for differential output pins 19 and 20, +3.3 Volts $\pm 10\%$
27	VDD5V	Ρ	-	Digital Supply for +5 Volts Tolerance to Input Pins. Connect to +5 Volts $(\pm 10\%)$ for clamping to +5 Volts. Connect to VDD for clamping to +3.3 Volts. Leave floating for no clamping. Input pins tolerant up to +5.5 Volts.
32,36, 38,39, 45,46, 54	VDD1, VDD2, VDD3, VDD4, VDD5, VDD6, VDD7	Ρ	-	Supply Voltage: Digital supply to logic, +3.3 Volts ±10%.
4	VA1+	Р	-	Supply Voltage: Analog supply to clock multiplying PLL, +3.3 Volts ±10%
14,57	VA2+, VA3+	Р	-	Supply Voltage: Analog supply to output PLLs APLL2 and APPL1, +3.3 Volts $\pm 10\%$
15,58	AGND3, AGND4		-	Supply Ground: Analog ground for output PLLs APLL2 and APPL1.
7, 10, 11	DGND1, DGND2, DGND3	Р	-	Supply Ground: Digital ground for components in PLLs.
31,40, 53	DGND4, DGND5, DGND6	Р	-	Supply Ground: Digital ground for logic.
21	GND_DIFF	Р	-	Supply Ground: Digital ground for differential ports.
1,3	AGND1, AGND2	Р	-	Supply Ground: Analog grounds.

Note...I = Input, O = Output, P = Power, $TTL^{U} = TTL$ input with pull-up resistor, $TTL_{D} = TTL$ input with pull-down resistor.

Table 2 Internally Connected

Pin Number	Symbol	I/O	Туре	Description
2, 16, 60, 61, 62, 63	IC1, IC2, IC3, IC4, IC5, IC6,	-	-	Internally Connected: Leave to float.
55,59	NC1, NC2	-	-	Not Connected: Leave to float.

Table 3 Other Pins

Pin Number	Symbol	I/O	Туре	Description
5	INTREQ	0	TTL/ CMOS	Interrupt Request: Active High/ Low software Interrupt output.
6	REFCLK	I	TTL	Reference Clock: 12.800 MHz (refer to section headed Local Oscillator Clock).
13	SRCSW	I	ΤΤLD	Source Switching: Force Fast Source Switching on SEC1 and SEC2.

SEMTECH


ADVANCED COMMUNICATIONS

Table 3 Other Pins (cont...)

Pin Number	Symbol	I/O	Туре	Description
17	FrSync	0	TTL/ CMOS	Output Reference: 8 kHz Frame Sync output.
18	MFrSync	0	TTL/ CMOS	Output Reference: 2 kHz Multi-Frame Sync output.
19, 20	O1 POS, O1 NEG	0	LVDS/ PECL	Output Reference: Programmable, default 38.88 MHz, LVDS.
23, 24	SEC1_POS, SEC1_NEG	I	PECL/ LVDS	Input Reference: Programmable, default 19.44 MHz, PECL.
25, 26	SEC2_POS, SEC2_NEG	I	PECL/ LVDS	Input Reference: Programmable, default 19.44 MHz PECL.
28	SYNC1	I	TTLD	(Master) Multi-Frame Sync 2kHz Input: Connect to 2 or 8 kHz Multi-Frame Sync output of Master SETS.
29	SEC1	I	TTLD	(Master) Input Reference: Programmable, default 8 kHz.
30	SEC2	I	TTLD	(Slave) Input Reference: Programmable, default 8 kHz.
33	SYNC2	I	TTLD	(Slave) Multi-Frame Sync 2 kHz: Connect to 2 or 8 kHz Multi-Frame Sync output of Slave SETS.
34	SEC3	I	TTLD	(Stand-by) Input Reference: External stand-by reference clock source, programmable, default 19.44MHz.
35	SYNC3	I	TTLD	(Stand-by) Input Reference: External stand-by 2 or 8 kHz Multi-Frame Sync clock source.
37	TRST	Ι	ΤΤLD	JTAG Control Reset Input: TRST = 1 to enable JTAG Boundary Scan mode. TRST = 0 is Boundary Scan stand-by mode, still allowing normal device operation (JTAG logic transparent). NC if not used.
41	TMS	I	TTLD	JTAG Test Mode Select: Boundary Scan enable. Sampled on rising edge of TCK. NC if not used.
42	CLKE	I	TTLD	SCLK Edge Select: SCLK active edge select, CLKE = 1, selects falling edge of SCLK to be active.
43	SDI	I	TTLD	Serial Interface Address: Serial Data Input.
44	CSB	I	ττι ^υ	Chip Select (Active <i>Low</i>): This pin is asserted <i>Low</i> by the microprocessor to enable the microprocessor interface.
47	SCLK	I	TTLD	Serial Data Clock. When this pin goes <i>High</i> data is latched from SDI pin.
48	PORB	I	ττι ^υ	Power-On Reset: Master reset. If PORB is forced <i>Low</i> , all internal states are reset back to default values.
49	TCK	I	TTLD	JTAG Clock: Boundary Scan clock input.
50	TDO	0	TTL/ CMOS	JTAG Output: Serial test data output. Updated on falling edge of TCK.
51	TDI	I	TTLD	JTAG Input: Serial test data Input. Sampled on rising edge of TCK.
52	SDO	0	TTLD	Interface Address: SPI compatible Serial Data Output.
56	O2	0	TTL/ CMOS	Output Reference: Programmable, default 19.44 MHz.
64	SONSDHB	I	πι _ρ	SONET or SDH Frequency Select: Sets the initial power-up state (or state after a PORB) of the SONET/ SDH frequency selection registers, Reg. 34, Bit 2 and Reg. 38, Bit 5, Bit 6 and Reg. 64 Bit 4. When set <i>Low</i> , SDH rates are selected (2.048 MHz etc.) and when set <i>High</i> , SONET rates are selected (1.544 MHz etc.) The register states can be changed after power-up by software.

FINAL

ACS8525 LC/ P



ADVANCED COMMUNICATIONS

SEMTECH

FINAL

Introduction

The ACS8525 is a highly integrated, single-chip solution for "Hit-less" protection switching of SEC + Sync clock "Groups", from Master and Slave SETS clock cards and a third (Stand-by) source, for Line Cards in a SONET or SDH Network Element. The ACS8525 has fast activity monitors on the SEC clock inputs and will implement automatic system protection switching against failure of the selected clock. The selection of the Master/ Slave input can be forced by a Force Fast Switch pin. The Stand-by "Group" is selected if both the Master and Slave input clocks fail, or, if not available, the device enters a Digital Holdover mode.

Digital Phase Locked Loop (DPLL) and Direct Digital Synthesis (DDS) methods are used in the device so that the overall PLL characteristics are very stable and consistent compared to traditional analog PLLs.

The ACS8525 has three SEC/ SYNC input groups from which it can select any group as input. It generates independent clocks on outputs 01 and 02, with a total of 53 possible output frequencies, and generates two Sync outputs on outputs FrSync and MFrSync: 8 kHz Frame Synchronization (FrSync) signal and 2 kHz Multi-Frame Synchronization (MFrSync) signal.

The device has three main operating modes (states); Free-run, Locked, or Digital Holdover. In Free-Run mode, the ACS8525 generates a stable, low-noise clock signal at a frequency to the same accuracy as the external oscillator, or it can be made more accurate via software calibration to within ± 0.02 ppm. In Locked mode, the ACS8525 selects the most appropriate of the three input SECs and generates a stable, low-noise clock signal locked to the selected reference. In Digital Holdover mode, the ACS8525 generates a stable, low-noise clock signal, adjusted to match the frequency of the last selected SEC.

One key architectural advantage that the ACS8525 has over traditional solutions is in the use of DPLL technology for precise and repeatable performance over temperature or voltage variations and between parts. The overall PLL bandwidth, loop damping, pull-in range and frequency accuracy are all determined by digital parameters that provide a consistent level of performance. An Analog PLL (APLL) takes the signal from the DPLL output and provides a lower jitter output. The APLL bandwidth is set four orders of magnitude higher than the DPLL bandwidth. This ensures that the overall system performance still maintains the advantage of consistent behavior provided by the digital approach. The DPLLs are clocked by the external Oscillator module (TCXO or XO) so that the Free-run or Digital Holdover frequency stability is only determined by the stability of the external oscillator module. This second key advantage confines all temperature critical components to one well defined and pre-calibrated module, whose performance can be chosen to match the application.

All performance parameters of the DPLLs are programmable without the need to understand detailed PLL equations. Bandwidth, damping factor and lock range can all be set directly.

The ACS8525 includes an SPI compatible serial interface port, providing access to the configuration and status registers for device setup, external control and monitoring. The device is primarily controlled according to values in this Register block.

Each register (8-bit wide data field) is identified and referred to by its two-digit hexadecimal address and name, e.g. Reg. 7D *cnfg_interrupt*. The "Register Map" on page 38 summarizes the content of all of the registers, and each register is individually described in the subsequent Register Tables, organized in order of ascending Address (hexadecimal), in the "Register Descriptions" from page 42 onwards.

An Evaluation Board and intuitive GUI-based software package is available for this device to help designers learn how to use the ACS8525 and rapidly configure the device for particular applications. This has its own documentation: "ACS8525-EVB".


General Description

The following description refers to the Block Diagram (Figure 1 on page 1).

Inputs

The ACS8525 SETS device has input ports for input clock groups from three sources, typically Master, Slave and Stand-by, where each clock group comprises one SEC and optionally one Sync signal. This is so that when any SEC input changeover is made, the corresponding Sync signal changeover is also made.

TTL/ CMOS and PECL/ LVDS ports are provided for the Master and Slave SEC inputs to the device. The Stand-by SEC input and three Frame Sync/ Multi-frame Sync inputs to the device are via TTL Ports. All the TTL/ CMOS parts are 3 V and 5 V compatible (with clamping if required by connecting the VDD5V pin). Refer to the "Electrical



ADVANCED COMMUNICATIONS

EMTECH

Specifications" on page 98 for more information on electrical compatibility.

Input frequencies supported range from 2 kHz to 155.52 MHz. Common E1, DS1, OC-3 and sub-divisions are supported as spot frequencies that the DPLLs will directly lock to. Any input frequency, up to 100 MHz, that is a multiple of 8 kHz can also be locked to via an inbuilt programmable divider.

Preconfiguring Inputs

Each input device has to be preconfigured with:

- Expected input frequency *cnfg_ref_source_frequency* register (Reg. 22 to 25 and Reg. 28)
- Technology (TTL or PECL/LVDS) where applicable, via *cnfg_differential_inputs* (Reg. 36)

Table 4 Input Reference Source Selection and Priority Table

• Selection Priority (Reg. 19, 1A and 1C).

the input technologies and the range of frequencies supported on each port; the default spot frequencies and default priorities assigned to each port on power-up or by reset are also shown.

SDH and SONET networks use different default frequencies; the network type is selectable using the *cnfg_input_mode* Reg. 34 Bit 2, *ip_sonsdhb*.

Table 4 gives details of the input reference ports, showing

- For SONET, *ip_sonsdhb* = 1
- For SDH, *ip_sonsdhb* = 0

On power-up or by reset, the default will be set by the state of the SONSDHB pin (pin 64). Specific frequencies and priorities are set by configuration.

The frequency selection is programmed via the *cnfg_ref_source_frequency* register (Reg. 22 - Reg. 28).

Port Name Channel Number (Bin)		Input Port Technology	Frequencies Supported	Default Priority
SEC1 TTL	0011	TTL/ CMOS	Up to 100 MHz (see Note (i)) Default (SONET): 8 kHz Default (SDH): 8 kHz	2
SEC2 TTL	0100	TTL/ CMOS	Up to 100 MHz (see Note (i)) Default (SONET): 8 kHz Default (SDH): 8 kHz	3
SEC1 DIFF	0101	PECL/ LVDS PECL default	Up to 155.52 MHz (see Note (ii)) Default (SONET): 19.44 MHz Default (SDH): 19.44 MHz	0
SEC2 DIFF	0110	PECL/ LVDS PECL default	Up to 155.52 MHz (see Note (ii)) Default (SONET): 19.44 MHz Default (SDH): 19.44 MHz	0
SYNC1	0111	TTL/ CMOS	2/4/8 kHz auto-sensing	n/ a
SYNC2	1000	TTL/ CMOS	2/4/8 kHz auto-sensing	n/ a
SEC3	1001	TTL/ CMOS	Up to 100 MHz (see Note (i)) Default (SONET): 19.44 MHz Default (SDH): 19.44 MHz	4
SYNC3	1010	TTL/ CMOS	2/4/8 kHz auto-sensing	n/ a

FINAL

Notes: (i) TTL ports (compatible also with CMOS signals) support clock speeds up to 100 MHz, with the highest spot frequency being 77.76 MHz. The actual spot frequencies are: 2 kHz, 4 kHz, 8 kHz (and N x 8 kHz), 1.544 MHz (SONET)/ 2.048 MHz (SDH), 6.48 MHz, 19.44 MHz, 25.92 MHz, 38.88 MHz, 51.84 MHz, 77.76 MHz. SONET or SDH input rate is selected via Reg. 34 Bit 2, ip_sonsdhb).

(ii) PECL and LVDS ports support the spot clock frequencies listed above plus 155.52 MHz (and 311.04 MHz for Output O1 only).

(iii) SEC1 TTL and SEC2 TTL ports are on pins SEC1 and SEC2. SEC1 DIFF (Differential) port uses pins SEC1 POS and SEC1 NEG, similarly SEC2 DIFF uses pins SEC2 POS and SEC2 NEG.





FINAL

ADVANCED COMMUNICATIONS PECL/LVDS Input Port Selection

The choice of PECL or LVDS compatibility is programmed via the *cnfg_differential_inputs* register. Unused PECL differential inputs should be fixed with one input *High* (VDD) and the other input *Low* (GND), or set in LVDS mode

and left floating, in which case one input is internally pulled *High* and the other *Low*.

Input Locking Frequency Modes

Each input port has to be configured to receive the expected input frequency. To achieve this, three Input Locking Frequency modes are provided: Direct Lock, Lock8K and DivN.

Direct Lock Mode

In Direct Lock mode, DPLL1 can lock to the selected input at the spot frequency of the input, for example 19.44 MHz performs the DPLL phase comparisons at 19.44 MHz.

In Lock8K and DivN modes (and for the special case of 155 MHz), an internal divider is used prior to DPLL1 to divide the input frequency before it is used for phase comparisons.

Direct Lock Mode 155 MHz.

The max frequency allowed for phase comparison is 77.76 MHz, so for the special case of a 155 MHz input set to Direct Lock mode, there is a divide-by-two function automatically selected to bring the frequency down to within the limits of operation.

Lock8K Mode

Lock8K mode automatically sets the divider parameters to divide the input frequency down to 8 kHz. Lock8K can only be used on the supported spot frequencies (see Table 4 Note(i)). Lock8k mode is enabled by setting the *Lock8k* bit (Bit 6) in the appropriate

cnfg_ref_source_frequency register location. Using lower frequencies for phase comparisons in the DPLL results in a greater tolerance to input jitter. It is possible to choose which edge of the input reference clock to lock to, by setting *8K Edge Polarity* (Bit 2 of Reg. 03, *test_register1*).

DivN Mode

In DivN mode, the divider parameters are set manually by configuration (Bit 7 of the *cnfg_ref_source_frequency* register), but must be set so that the frequency after division is 8 kHz.

The DivN function is defined as:

DivN = "Divide by N + 1", i.e. it is the dividing factor used for the division of the input frequency, and has a value of (N + 1) where N is an integer from 1 to 15624 inclusive.

Therefore, in DivN mode the input frequency can be divided by any integer value between 2 to 15625. Consequently, any input frequency which is a multiple of 8 kHz, between 8 kHz and 125 MHz, can be supported by using DivN mode.

Note... Any reference input can be set to use DivN independently of the frequencies and configurations of the other inputs. However only one value of N is allowed, so all inputs with DivN selected must be running at the same frequency.

DivN Examples

(a) To lock to 2.000 MHz:

- Set the cnfg_ref_source_frequency register to 10XX0000 (binary) to enable DivN, and set the frequency to 8 kHz - the frequency required after division. (XX = "Leaky Bucket" ID for this input).
- (ii) To achieve 8 kHz, the 2 MHz input must be divided by 250. So, if DivN = 250 = (N + 1) then N must be set to 249. This is done by writing F9 hex (249 decimal) to the DivN register pair Reg. 46/47.

(b) To lock to 10.000 MHz:


- (i) The cnfg_ref_source_frequency register is set to 10XX0000 (binary) to set the DivN and the frequency to 8 kHz, the post-division frequency. (XX = "Leaky Bucket" ID for this input).
- (ii) To achieve 8 kHz, the 10 MHz input must be divided by 1,250. So, if DivN, = 250 = (N+1) then N must be set to 1,249. This is done by writing 4E1 hex (1,249 decimal) to the DivN register pair Reg. 46/47.

Input SEC Activity Monitors

An input reference activity monitor is assigned to each of the three SEC inputs. The monitors operate continuously such that at all times the activity status of each SEC input is known.

SEC activity monitoring is used to declare whether or not an input is valid. Any SEC that suffers a loss-of-activity will be declared as invalid and unavailable for selection.

SEC activity monitoring is a continuous process which is used to identify clock problems. There is a difference in



EMTECH

dynamics between the selected clock and the other

reference clocks. Anomalies occurring on non-selected

SECs affect only that source's suitability for selection,

ADVANCED COMMUNICATIONS


Leaky Bucket Accumulator

Anomalies detected by the Activity Monitor are integrated in a Leaky Bucket Accumulator. There is one Leaky Bucket Accumulator per SEC input. Each Leaky Bucket can be programmed with a Bucket ID (0 to 3) which assigns to the Leaky Bucket the corresponding Leaky Bucket Configuration (from four available Configurations). Each Leaky Bucket Configuration comprises the following programmable parameters (See Reg. 50 to Reg. 5F):

- Bucket size
- Alarm trigger (set threshold)
- Alarm clear (reset threshold)
- Leak rate (decay rate)

There are occasional anomalies that do not cause the Accumulator to cross the alarm setting threshold, so the selected SEC is retained. Persistent anomalies cause the alarm setting threshold to be crossed and result in the selected SEC being rejected.

Each Leaky Bucket Accumulator is a digital circuit which mimics the operation of an analog integrator. If several events occur close together, each event adds to the amplitude and the alarm will be triggered quickly; if events




occur over a greater time period but still sufficiently close together to overcome the decay, the alarm will be triggered eventually. If events occur at a rate which is not sufficient to overcome the decay, the alarm will not be triggered. Similarly, if no defect events occur for a sufficient time, the amplitude will decay gradually and the alarm will be cleared when the amplitude falls below the alarm clearing threshold. The ability to decay the amplitude over time allows the importance of defect events to be reduced as time passes by. This means that, in the case of isolated events, the alarm will not be set, whereas, once the alarm becomes set, it will be held on until normal operation has persisted for a suitable time (but if the operation is still erratic, the alarm will remain set).

Figure 3 illustrates the behavior of the Leaky Bucket Accumulator.

Each SEC input is monitored over a 128 ms period. If, within a 128 ms period, an irregularity occurs that is not deemed to be due to allowable jitter/ wander, then the accumulator is incremented.

The Accumulator will continue to increment up to the point that it reaches the programmed Bucket size. The "fill rate" of the Leaky Bucket is, therefore, 8 units/ second. The "leak rate" of the Leaky Bucket is programmable to be in multiples of the fill rate (x 1, x 0.5, x 0.25 and x 0.125) to give a programmable leak rate from 8 units/ sec down to 1 unit/ sec. A conflict between trying to "leak" at the same time as a "fill" is avoided by preventing a leak when a fill event occurs.



FINAL



Disqualification of a non-selected SEC is based on inactivity noted by the Activity Monitors. The currently selected SEC can be disqualified for being out-of phase, inactive, or if the source is outside the DPLL lock range.

If the currently selected SEC is disqualified, the next highest priority qualified SEC is selected.

Interrupts for Activity Monitors

The loss of the currently selected SEC will eventually cause the input to be considered invalid, triggering an interrupt. The time taken to raise this interrupt is dependant on the Leaky Bucket Configuration of the activity monitors. The fastest Leaky Bucket setting will still take up to 128 ms to trigger the interrupt. The interrupt caused by the brief loss of the currently selected SEC is provided to facilitate very fast source failure detection if desired. It is triggered after missing just a couple of cycles of the SEC. Some applications require the facility to switch downstream devices based on the status of the SECs. In order to provide extra flexibility, it is possible to flag the main_ref_failed interrupt (Reg. 06 Bit 6) on the pin TDO. This is simply a copy of the status bit in the interrupt register and is independent of the mask register settings. The bit is reset by writing to the interrupt status register in the normal way. This feature can be enabled and disabled by writing to Reg. 48 Bit 6.

Leaky Bucket Timing

The time taken (in seconds) to raise an inactivity alarm on an SEC that has previously been fully active (Leaky Bucket empty) will be:

(cnfg_upper_threshold_n) / 8

where n is the number of the Leaky Bucket Configuration. If an input is intermittently inactive then this time can be longer. The default setting of *cnfg_upper_threshold_n* is 6, therefore the default time is 0.75 s.

The time taken (in seconds) to cancel the activity alarm on a previously completely inactive SEC is calculated, for a particular Leaky Bucket, as:

where:

a = cnfg_decay_rate_n b = cnfg_Bucket_size_n c = cnfg_lower_threshold_n (where n = the number of the relevant Leaky Bucket Configuration in each case). The default setting is shown in the following:

 $[2^{1} x (8 - 4)] / 8 = 1.0$ secs

Fast Activity Monitor

FINAL

Anomalies on the selected clock have to be detected as they occur and the PLL must be temporarily isolated until the clock is once again pure. The SEC activity monitoring process cannot be used for this because the high degree of accuracy required dictates that the process be slow. To achieve the immediacy required, the PLL requires an alternative mechanism. The phase locked loop itself contains a fast activity detector such that within approximately two missing input clock cycles, a no-activity flag is raised and the DPLL is frozen in Digital Holdover mode. This flag can also be read as the DPLL1 main ref failed bit (from Reg. 06 sts interrupts, Bit 6) and can be set to indicate a phase lost state by enabling Reg. 73, Bit 6. With the DPLL in Digital Holdover mode it is isolated from further disturbances. If the input becomes available again before the activity monitor rejection alarm has been raised, then the DPLL will continue to lock to the input, with little disturbance. In this scenario, with the DPLL in the "locked" state, the DPLL uses "nearest edge locking" mode (±180° capture) avoiding cycle slips or glitches caused by trying to lock to an edge 360° away, as would happen with traditional PLLs.

Selector

This block has two main functions:

- Selection of the Input reference clock source via Reg. 33 *force_select_reference_source*
- Forcing of the Operating mode of the device, via Reg. 32 *cnfg_operating_mode*

Selection of Input SECs

Under normal operation, the input SECs are selected automatically by an order of priority given in the Priority Table. For special circumstances however, such as chip or board testing, the selection may be forced by configuration.

Automatic operation selects an SEC based on its predefined priority and its current validity. A table is maintained which lists all valid SECs in the order of priority. This is initially downloaded into the ACS8525 via the Serial interface by the Network Manager, and is subsequently modified by the results of the ongoing quality monitoring. In this way, when all the defined





ADVANCED COMMUNICATIONS

FINAL

sources are active and valid, the source with the highest programmed priority is selected, but if this source fails, the next-highest source is selected, and so on.

Restoration of repaired SECs is handled carefully to avoid inadvertent disturbance of the output clock. For this, the ACS8525 has two modes of operation; Revertive and Non-revertive.

In Revertive mode, if a re-validated (or newly validated) source has a higher priority than the SEC which is currently selected, a switchover will take place. Many applications prefer to minimize the clock switching events and choose Non-revertive mode.

In Non-revertive mode, when a re-validated (or newly validated) source has a higher priority, then the selected source will be maintained. The re-validation of the SEC will be flagged in the *sts_sources_valid* register (*Reg. 0E* and 0F) and, if not masked, will generate an interrupt. Selection of the re-validated source can take place under software control or if the currently selected source fails.

To enable software control, the software should briefly enable Revertive mode to effect a switch-over to the higher priority source. When there is a reference available with higher priority than the selected reference, there will be NO change of SEC as long as the Non-revertive mode remains on, and the currently selected source is valid. A failure of the selected reference will always trigger a switch-over regardless of whether Revertive or Non-revertive mode has been chosen.

Forced Control Selection

A configuration register, *force_select_reference_source* Reg. 33, controls both the choice of automatic or forced selection and the selection itself (when forced selection is required). For Automatic choice of source selection, the 4 LSB bit value *force_select_SEC_input* is set to all zeros or all ones (default). To force a particular input, the bit value is set according to the description for Reg. 33. Forced selection is not the normal mode of operation, and *force_select_SEC_input* defaults to the all-ones value on reset, thereby adopting the automatic selection of the SEC.

Automatic Control Selection - Priority Table

When an automatic selection is required, the *force_select_reference_source* register LSB 4 bits (*force_select_SEC_input*) must be set to all zeros or all ones.

The Priority Table register *cnfg_ref_selection_priority*, occupying three 8-bit register addresses (Reg. 19, 1A and 1C), is organized as one 4-bit word per input SEC port. Each 4 bit word represents the desired priority of that particular port. Unused ports should be given the value 0000 in the relevant register to indicate they are not to be included in the priority table. On power-up, or following a reset, the input priority configuration is set to the default values defined by Table 4. The selection priority values are all relative to each other, with lower-valued numbers taking higher priorities. Each SEC should be given a unique number; the valid values are 1 to 15 (dec). A value of 0 disables the SEC. However if two or more inputs are given the same priority number those inputs will be selected on a first in, first out basis. If the first of two same priority number sources goes invalid the second will be switched in. If the first then becomes valid again, it becomes the second source on the first in, first out basis, and there will not be a switch. If a third source with the same priority number as the other two becomes valid, it joins the priority list on the same first in, first out basis. There is no implied priority based on the channel numbers. Revertive/ Non-revertive mode has no effect on sources with the same priority value.

The priority of Sync inputs is determined by the priority of their associated SEC inputs. The Sync inputs do not have their own separate priority table.

Utra Fast Switching

An SEC is normally disqualified after the Leaky Bucket monitor thresholds have been crossed. An option for a faster disqualification has been implemented, whereby if Reg. 48 Bit 5 (*ultra_fast_switch*) is set, then a loss of activity of just two or three reference clock cycles causes a reference switch, and sets the *DPLL1_main_ref_failed* bit (see Reg. 06 Bit 6) which raises an interrupt (if not masked).

The *sts_interrupts* register Reg. 06 Bit 6 (*DPLL1_main_ref_failed*) is used to flag inactivity on the reference that the device is locked to much faster than the activity monitors can support. If Reg. 48 Bit 6 of the *cnfg_monitors* register (*los_flag_on_TDO*) is set, then the state of this bit is driven onto the TDO pin of the device.

Note... The flagging of the loss of the main reference failure on TDO is simply allowing the status of the sts_interrupts bit DPLL1_main_ref_failed to be reflected in the state of the TDO output pin. The pin will, therefore, remain High until the interrupt is cleared. This functionality is not enabled by default so the usual JTAG functions can be used. When the TDO output from the ACS8525 is connected to the TDI pin of the next



FINAL

device in the JTAG scan chain, the implementation should be such that a logic change caused by the action of the interrupt on the TDI input should not effect the operation when JTAG is not active.


External Protection Switching Mode-SRCSW pin


External Protection Switching mode, for fast switching between inputs SEC1 or SEC2, can be triggered directly from the dedicated pin SRCSW, once the mode has been initialized.

The mode is initialized by either holding SRCSW pin *High* during reset (SRCSW must remain *High* for at least a further 251 ms after PORB has gone *High* - see following Note), or by writing to Reg. 48 Bit 4. After External Protection Switching mode has been initialized, the value on this pin directly selects either SEC1 (SRCSW *High*) or SEC2 (SRCSW *Low*). If this mode is activated at reset by pulling the SRCSW pin *High*, then it configures the default frequency tolerance of SEC1 and SEC2 to ± 80 ppm (Reg. 41 and Reg. 42), as opposed to the normal frequency tolerance of ± 9.2 ppm. These registers can be subsequently set by external software, if required.

Note... The 251 ms comprises 250 ms allowance for the internal reset to be removed plus 1 ms allowance for APLLs to start-up and become stable.

The control of TTL or DIFF selection for inputs SEC1 and SEC2 is independently determined by the priority values of the TTL inputs; if the programmed priority of SEC1 TTL is 0, then SEC1 DIFF is available for selection by SRCSW pin; similarly, if SEC2 TTL is 0 priority, SEC2 DIFF is available for selection by SRCSW pin (See Reg. 19 and 1A *cnfg_ref_selection_priority* and Figure 4).





When external protection switching is enabled, the device will operate as a simple switch. All clock monitoring is disabled and the DPLL will simply be forced to try to lock on to the indicated reference source. Consequently the device will always indicate "Locked" state in the operating mode register (Reg. 09, Bits 2:0).

Output Clock Phase Continuity on Source Switchover

If either PBO is selected on (default), or, if DPLL frequency limit set to less than ± 30 ppm (± 9.2 ppm default), the device will always comply with GR-1244-CORE^[13] specifications for Stratum 3 (max rate of phase change of 81 ns/1.326 ms), for all input frequencies.

A well designed system would have Master and Slave clock from the clock sync cards aligned to within a few nanoseconds. In which case a complete system using the Semtech SETS clock card parts (ACS8530, ACS8520 or ACS8510) and this Line Card part would be fully compliant to GR-1244-CORE^[13] specifications under all conditions due to the low frequency range and bandwidth set at the clock card end. These parts and the ACS8525 LC/ P also allow easy frame sync (8 kHz) alignment both at the clock card and at the Line Card end through the use of dedicated frame sync (8 kHz) inputs, in addition to the main clock inputs.

Forcing of the Operating Mode of the Device

The Selector can force the following Operating modes, (*cnfg_operating_mode*, Reg. 32):

- Auto
- Free-run
- Holdover
- Locked
- Lost-phase
- Pre-locked
- Pre-locked2

See "Operating Modes (States) of the Device" on page 30.

Phase Locked Loops (PLLs)

PLL Overview

Figure 1 shows the PLL circuitry to comprise two Digital PLLs (DPLL1 and DPLL2), two output multiplying and filtering Analog PLLs (APLL1 and APLL2), output frequency dividers in an Output Port Frequency Selection block, a synthesis block, multiplexers MUX1 and MUX2, and a feedback Analog PLL (APLL3). These functional blocks, and their interconnections are highly configurable,



FINAL

DATASHEET

via register control, which provides a range of output frequencies and levels of jitter performance.

The DPLLs give a stable and consistent level of performance that can be easily programmed for different dynamic behavior or operating range. They are not affected by operating conditions or silicon process variations. Digital Synthesis is used to generate all required SONET/ SDH output frequencies. The digital logic operates at 204.8 MHz that is multiplied up from the external 12.800 MHz oscillator module. Hence the best resolution of the output signals from the DPLLs is one 204.8 MHz cycle or 4.9 ns.

Additional resolution and lower final output jitter is provided by a de-jittering APLL that reduces the 4.9 ns p-p jitter from the digital down to 500 ps p-p and 60 ps RMS as typical final outputs measured broadband (from 10 Hz to 1 GHz).

This arrangement combines the advantages of the flexibility and repeatability of a DPLL with the low iitter of an APLL. The DPLLs in the ACS8525 are programmable for PLL parameters of bandwidth (18, 35 and 70 Hz), damping factor (from 1.2 to 20), frequency acceptance and output range (from 0 to 80 ppm, typically 9.2 ppm), input frequency (12 common SONET/ SDH spot frequencies) and input-to-output phase offset (in 6 ps steps up to 200 ns). There is no requirement to understand the loop filter equations or detailed gain parameters since all high level factors such as overall bandwidth can be set directly via registers in the microprocessor interface. No external critical components are required for either the internal DPLLs or APLLs, providing another key advantage over traditional discrete designs.

Either the software or an internal state machine controls the operation of DPLL1. The state machine for DPLL2 is very simple and cannot be manually/ externally controlled. One additional feature of DPLL2 is the ability to measure a phase difference between two inputs.

DPLL1 always produces an output at 77.76 MHz to feed the APLL, regardless of the frequency selected at the output pins or the locking frequency (frequency at the input of the Phase and Frequency Detector- PFD).

DPLL2 can be operated at a number of frequencies. This is to enable the generation of extra output frequencies, which cannot be easily related to 77.76 MHz. If DPLL2 is enabled, it locks to the 8 kHz from DPLL1. This is because all of the frequencies of operation of DPLL2 can be

divided to 8 kHz and this will ensure synchronization of frequencies, from 8kHz upwards, within the two DPLLs.

Both of the DPLLs' outputs can be connected to multiplying and filtering APLLs. The outputs of these APLLs are divided making a number of frequencies simultaneously available for selection at the output clock ports. The various combinations of DPLL, APLL and divider configurations allow for generation of a comprehensive set of frequencies, as listed in Table 7, "Output Frequency Selection," on page 22.

A function is provided to synchronize the lower output frequencies when DPLL1 is locked to a high frequency reference input. The dividers that generate the 2 kHz and 8 kHz outputs are reset such that the output 2/8 kHz clocks are lined up with the input 2 kHz.

The ACS8525 also supports Sync pulse references of 4 kHz or 8 kHz although in these cases frequencies lower than the Sync pulse reference may not necessarily be in phase.

The PLL configurations for particular output frequencies is described in "Output Frequency Selection and PLL Configuration" on page 22.

PLL Architecture

Figure 5 shows the PLL arrangement in more detail. Each DPLL comprises a generic Phase and Frequency Detector (PFD), a Digital Loop filter, and a Digital Timed Oscillator (DTO- not shown); together with Forward, Feedback, and Low Frequency (LF) (DPLL1 only) Digital Frequency Synthesis (DFS) blocks. The DPLL architecture for DPLL1.

is actually more complex than that of DPLL2, and provides greater functionality.

The selected SEC input is always supplied to DPLL1. DPLL1 may use either digital feedback or analog feedback (via APLL3).

DPLL2 always takes its feed from DPLL1 and cannot be used to select a different input to that of DPLL1, except in the case where the device is being used to measure phase difference between input sources. In this case, the PFD of DPLL2 is used for phase measurement and the DPLL2 normal output is rendered unusable.

DPLL1 and APLLs

DPLL1 always produces 77.76 MHz regardless of either the reference frequency (frequency at the input pin of the device) or the locking frequency (frequency at the input of the DPLL PFD).






FINAL

DATASHEET

Figure 5 PLL Block Diagram



The input reference is either passed directly to the PFD or via a pre-divider (not shown) to produce the reference input. The feedback 77.76 MHz is either divided or synthesized to generate the locking frequency.

Any Digital Frequency Synthesis (DFS) generated clock will inherently have jitter on it equivalent to one period of the generating clock (p-p). The DPLL1 77M Forward DFS block uses DFS clocked by the 204.8 MHz system clock to synthesize the 77.76 MHz and, therefore, has an inherent 4.9 ns of p-p jitter. There is an option to use a feedback APLL (APLL3) to filter out this jitter before the 77.76 MHz is used to generate the feedback locking frequency in the DPLL1 feedback DFS block. This analog feedback option allows a lower jitter (<1 ns) feedback signal to give maximum performance.

The DPLL1 77M Forward DFS block is also the block that handles Phase Build-out and any phase offset programmed into the device. Hence, the DPLL1 77M Forward DFS and the DPLL1 77M Output DFS blocks are locked in frequency but may be offset in phase.

The DPLL1 77M Output DFS block also uses the 204.8 MHz system clock and always generates 77.76 MHz for the output clocks (with inherent 4.9 ns of jitter). This is fed to DPLL1 LF Output DFS block and to APLL1. The low frequency DPLL1 LF Output DFS block is used to produce three frequencies; two of them, Digital1 and Digital2, are available for selection to be produced at outputs O1 and O2, and the third frequency can produce multiple E1/DS1 rates via the filtering APLLs. The input clock to the DPLL1 LF Output DFS block is either 77.76 MHz from APLL1 (post jitter filtering) or 77.76 MHz direct from the DPLL1 77M Output DFS.

Utilizing the clock from APLL1 will result in lower jitter outputs from the DPLL1 LF Output DFS block. However, when the input to the APLL1 is taken from the DPLL1 LF Output DFS block, the input to that block comes directly from the DPLL1 77M Output DFS block so that a "loop" is not created.

APLL1 is for multiplying and filtering. The input to APLL1 can be either 77.76 MHz from the DPLL1 77M Output DFS block or an alternative frequency from the DPLL1 LF





ADVANCED COMMUNICATIONS

FINAL

Output DFS block (offering 77.76 MHz, 12E1, 16E1, 24DS1 or 16DS1). The frequency from APLL1 is four times its input frequency i.e. 311.04 MHz when used with a 77.76 MHz input. APLL1 is subsequently divided by 1, 2, 4, 6, 8, 12, 16 and 48 and these are available at the O1 and O2 Outputs.

DPLL2 & APLLs

DPLL2 is simpler than DPLL1. DPLL2 offers no PBO or phase offset. The DPLL2 input can only be used to lock to DPLL1. Unlike DPLL1, the DPLL2 Forward DFS block does not always generate 77.76 MHz. The possible frequencies are listed in Table 10, "APLL2 Frequencies," on page 27. Similar to DPLL1, the output of the DPLL2 Forward DFS block is generated using DFS clocked by the 204.8 MHz system clock and will have an inherent jitter of 4.9 ns.

The DPLL2 feedback DFS also has the facility to be able to use the post APLL2 (jitter-filtered) clock to generate the feedback locking frequency. Again, this will give the maximum performance by using a low jitter feedback.

APLL2 block is also for multiplying and filtering. The input to APLL2 can come either from the DPLL2 Forward DFS block or from DPLL1. The input to APLL2 can be programmed to be one of the following:

- (a) Output from the DPLL2 Forward DFS block (12E1, 24DS1, 16E1, 16DS1, E3, DS3, OC-N),
- (b) 12E1 from DPLL1,
- (c) 16E1 from DPLL1,
- (d) 24DS1 from DPLL1,
- (e) 16DS1 from DPLL1.

The frequency generated from the APLL2 is four times its input frequency i.e. 311.04 MHz when used with a 77.76 MHz input. APLL2 is subsequently divided by 2, 4, 8, 12, 16, 48 and 64 and these are available at the O1 and 02 Outputs.

"Digital" Frequencies

The DPLL1 LF Output DFS block shown in the diagram, clocked either by the DPLL1 77M Output DFS block or via the APLL1, generates the single frequencies Digital1 and Digital2 (see Table 11 and Table 12). The input clock frequency of the DFS is always 77.76 MHz and as such has a period of approximately 12 ns. The jitter generated on the Digital outputs is relatively high, because they do not pass through an APLL for jitter filtering. The minimum level of jitter is when DPLL1 is in analog feedback mode, when the p-p jitter will be approximately 13 ns (equivalent to a period of the DFS clock). The maximum jitter is generated when in digital feedback mode, when the total is approximately 18 ns.

The E1/DS1 Synthesis block generates the E1/DS1 rates for the APLLs, using the output from DPLL1. It can generate 12E1, 16E1, 16DS1 or 24DS1, for selection by the multiplexers.

FrSync, MFrSync, 2 kHz and 8 kHz Clock Outputs

Whilst the FrSync and MFrSync Outputs are always supplied from DPLL1, the 2 kHz and 8 kHz options available from the O1 and O2 Outputs can be supplied from either DPLL1 or DPLL2 (Reg. 7A Bit 7).

Multiplexers

Multiplexers MUX1 and MUX2 are used to select the appropriate inputs to the Analog PLLs. The function they represent is controlled by Reg. 65 *cnfg_DPLL1_frequency.*

APLL2 Input Selection using MUX 2

- DPLL2 selected for input to APLL2 (Reg. 65 Bit 6 = 0) The input frequency is selected from the operating frequency of DPLL2 (Reg. 64 Bits [2:0])
- DPLL1 + LF Output DFS selected for Input to APLL2
 - 12E1 (Reg. 65 Bit 6 = 1 and Bits [5:4] set to 00)
 - 16E1 (Reg. 65 Bit 6 = 1 and Bits [5:4] set to 01)
 - 24DS1 (Reg. 65 Bit 6 = 1 and Bits [5:4] set to 10)
 - 16DS1 (Reg. 65 Bit 6 = 1 and Bits [5:4] set to 11)

APLL1 Input Selection using MUX 1

- DPLL1 (77.76 MHz) output fed to input of APLL1. Analog feedback used in DPLL1 (Reg. 65 Bits [2:0] set to 000)
- DPLL1 (77.76 MHz) output fed to input of APLL1. Digital feedback used in DPLL1 (Reg. 65 Bits [2:0] set to 001)
- DPLL1 + LF Output DFS selected for input to APLL1
 - 12E1 (Reg. 65 Bits [2:0] set to 010)
 - 16E1 (Reg. 65 Bits [2:0] set to 011)
 - 24DS1 (Reg. 65 Bits [2:0] set to 100)
 - 16DS1 (Reg. 65 Bits [2:0] set to 101)

Notes: (i) DPLL2 output cannot be selected for input to APLL1

(ii) If both multiplexers select LF Output DFS, the same frequency value must be selected in Reg. 65 Bits [2:0] and Reg. 65 Bits [5:4].



ADVANCED COMMUNICATIONS

EMTECH

FINAL

APLLs

There are three main APLLs. APLL1 and APLL2 provide a lower final output jitter reducing the 4.9 ns p-p jitter from the digital down to 500 ps p-p and 60 ps rms as typical final outputs measured broadband (from 10 Hz to 1 GHz). The feedback APLL (APLL3) is selected by default; it provides improved performance over the digital feedback.

APLL Output Dividers

Each APLL has its own divider. Each divider simultaneously outputs a series of fixed ratios of its APLL input. Any of these divided outputs may be selected as the output on Output Ports O1 or O2 by configuring Reg. 61 and Reg. 62, with the following exceptions: (APLL1)/ 2 and (APLL1)/ 1 only available for Output 01 (differential port), and (APLL1)/48 only available for Output 02.

PFD and Loop Filters

The PFD compares the input reference with that of the locking frequency (feedback) giving a phase error which is then filtered by a 100 Hz low pass filter, to give the average phase error for input into a loop filter. The PFD is quite complex and has several programmable options to determine what phase error value is fed to the loop (see "Phase and Frequency Detectors" on page 18) depending on the type of jitter/ wander expected.

The loop filter bandwidth and damping is programmable to optimize the locking time/ ability to track the input. See "Damping Factor Programmability" on page 18 and Figure 6 on page 18.

PLL Operational Controls

The main factors controlling the operation of the PLL are:

- 1. The operating mode of the device. See "Operating Modes (States) of the Device" on page 30.
- Input reference and feedback frequency selection. See "PLL Architecture" on page 14 and "Input Locking Frequency Modes" on page 9.
- 3. Loop Bandwidth (Input Acquisition/ Locked Bandwidth) and Damping factor of the DPLLs - these determine how fast the device can to lock to the selected input, or how tightly it can track the input. See from "Input Acquisition Bandwidth" to "Damping Factor Programmability" next.
- PFD settings these affect the input phase error to the Loop filter and relate to jitter and wander tolerance. See "Phase/ Frequency/ Lock Detection" on page 18.

5. Phase compensation functions - See "Phase Compensation Functions" on page 19.

Input Acquisition Bandwidth

DPLL1 has programmable acquisition bandwidth of 18, 35 or 70 Hz. The default is set to 70 Hz.

Input Locked Bandwidth

The ACS8525 has programmable Locked Bandwidth of 18, 35 or 70 Hz. These bandwidth settings correspond to the -3 dB jitter attenuation point on the ACS8525's jitter transfer characteristic shown in Figure 6. If the ACS8525 is used with only DPLL1, the highest bandwidth setting is recommended to ensure the closest tracking of the input SEC. If DPLL2 is also to be used, DPLL1 should be set to a lower bandwidth setting than DPLL2. The lowest bandwidth setting will provide the highest jitter attenuation although this is not the main function of the ACS8525 device.

Table 5 Available Damping Factors for different DPLLBandwidths, and Associated Gain Peak Values


Bandwidth/ Hz	Reg. 6B [2:0]	Damping Factor selected	Gain Peak/dB
18	1	1.2	0.4
	2	2.5	0.2
	3, 4, 5	5	0.1
35	1	1.2	0.4
	2	2.5	0.2
	3	5	0.1
	4,5	10	0.06
70	1	1.2	0.4
	2	2.5	0.2
	3	5	0.1
	4	10	0.06
	5	20	0.03



FINAL

DATASHEET

Figure 6 DPLL1 Jitter Transfer Characteristic, (Freq = 1.544 MHz, Jitter = 0.2 Ul p-p, Damping Factor = 5)



Damping Factor Programmability

The DPLL damping factor is set by default to provide a maximum wander gain peak of around 0.1 dB. Many of the specifications (e.g. GR-1244-CORE ^[13], G.812^[7] and G.813^[8]) specify a wander transfer gain of less than 0.2 dB. GR-253^[11] specifies jitter (not wander) transfer of less than 0.1 dB. To accommodate the required levels of transfer gain, the ACS8525 provides a choice of damping factors, with more choice given as the bandwidth setting increases into the frequency regions classified as jitter. Table 5 shows which damping factors are available for selection at the different bandwidth settings, and what the corresponding jitter transfer approximate gain peak will be.

Phase/ Frequency/ Lock Detection

Two main types of detector are used in the ACS8525:

- Phase and frequency detectors, and
- Phase Loss/ Lock detectors.

Phase and Frequency Detectors

There are two multi-phase and frequency detectors, one for each DPLL. The multi-phase and frequency detectors are used to compare input and feedback clocks. They operate at input frequencies up to 77.76 MHz. DPLL1 can lock to input spot frequencies from 2 kHz up to 77.76 MHz (155.52 MHz is internally divided down to 77.76 MHz). A common arrangement however is to use Lock8k mode (See Bit 6 of Reg. 22 to Reg. 28), where all input frequencies are divided down to 8 kHz internally. Marginally better MTIE figures may be possible in direct lock mode due to more regular phase updates. This direct locking capability is one of the unique features of the ACS8525.

A patented multi-phase detector is used in order to give an infinitesimally small input phase resolution combined with large jitter tolerance. A multi-phase detector comprises the following phase detectors:

Phase and frequency detector (±360° or ±180° range)



FINAL

DATASHEET

- An Early/ Late phase detector for fine resolution
- A multi-cycle phase detector for large input jitter tolerance (up to 8191 UI), which captures and remembers phase differences of many cycles between input and feedback clocks.

The phase detectors can be configured to be immune to occasional missing input clock pulses by using nearest edge detection $(\pm 180^{\circ} \text{ capture})$ or the normal $\pm 360^{\circ}$ phase capture range which gives frequency locking. The device will automatically switch to nearest edge locking when the multi-UI phase detector is not enabled, and the other phase detectors have detected that phase lock has been achieved. It is possible to disable the selection of nearest edge locking will always be enabled.

The balance between the first two types of phase detector employed can be adjusted via Reg. 6A to 6D. The default settings should be sufficient for all modes. Adjustment of these settings affects only small signal overshoot and bandwidth.

The multi-cycle phase detector (wide-range) is enabled via Reg. 74, Bit 6 set to 1 and the range is set in exponentially increasing steps from ± 1 UI up to 8191 UI via Reg. 74, Bits [3:0].

When this detector is enabled it keeps a track of the correct phase position over many cycles of phase difference to give excellent jitter tolerance. This provides an alternative to switching to Lock8k mode as a method of achieving high jitter tolerance.

An additional control (Reg. 74 Bit 5) enables the multi-phase detector value to be used in the final phase value as part of the DPLL loop. When enabled by setting *High*, the multi cycle phase value will be used in the loop and gives faster pull-in (but more overshoot). The characteristics of the loop will be similar to Lock8k mode where again large input phase differences contribute to the loop dynamics. Setting the bit *Low* only uses a max figure of 360° in the loop and will give slower pull-in but gives less overshoot. The final phase position that the loop has to pull in to is still tracked and remembered by the multi-cycle phase detector in either case.

Phase Lock/ Loss Detectors

Phase lock detection is handled in several ways. Phase loss can be triggered from:

• The fine phase lock detector, which measures the phase between input and feedback clock

- The coarse phase lock detector, which monitors whole cycle slips
- Detection that the DPLL is at min. or max. frequency
- Detection of no activity on the input

Each of these sources of phase loss indication is individually enabled via register bits (see Reg. 73 and 74). Phase lock or lost is used to determine whether to switch to nearest edge locking and whether to use acquisition or normal bandwidth settings for the DPLL. Acquisition bandwidth is used for faster pull-in from an unlocked state.

The coarse phase lock detector detects phase differences of n cycles between input and feedback clocks, where n is set by Reg. 74 Bits [3:0]; the same register that is used for the coarse phase detector range, since these functions go hand in hand. This detector may be used in the case where it is required that a phase loss indication is not given for reasonable amounts of input jitter and so the fine phase loss detector is disabled and the coarse detector is used instead.

Phase Compensation Functions

The ACS8525 has the following phase compensation functions and controls:

- Phase Build-out (PBO)
- PBO Phase Offset
- Input-to-Output Phase Adjustment

Phase Build-out

Phase Build-out (PBO) is the function to minimize phase transients on the output SEC clock during input reference switching. If the currently selected input reference clock source is lost (due to a short interruption or complete loss of reference), the next highest priority SEC will be selected, and a PBO event triggered. When a PBO event is triggered, the device enters a temporary Holdover state. When in this temporary state, the phase of the input reference is measured, relative to the output. The device then automatically accounts for any measured phase difference and adds the appropriate phase offset into the DPLL to compensate.

Following a PBO event, whatever the phase difference on change of input, the output phase transient is minimized to be typically less than ± 2.5 ns (in digital feedback mode).

On the ACS8525, PBO can be enabled, disabled or frozen using the Serial interface. By default, it is enabled. When



FINAL

DATASHEET

PBO is enabled, PBO can also be frozen (at the current offset setting). The device will then ignore any further PBO events occurring on any subsequent reference switch, and maintain the current phase offset. If PBO is disabled while the device is in the Locked mode, there may be a phase shift on the output SEC clocks as the DPLL locks back to 0° phase error. The rate of phase shift will depend on the programmed bandwidth. Enabling PBO whilst in the Locked stated will also trigger a PBO event.

PBO Phase Offset

In order to minimize the systematic (average) phase error for PBO, a PBO Phase Offset can be programmed in 0.101 ns steps in the *cnfg_PBO_phase_offset* register, Reg. 72. The range of the programmable PBO phase offset is restricted to ± 1.4 ns. This can be used to eliminate an accumulation of phase shifts in one direction.

Input to Output Phase Adjustment

When PBO is off such that the system always tries to align the outputs to the inputs at the 0° position, there is a mechanism provided in the ACS8525 for precise fine tuning of the output phase position with respect to the input. This can be used to compensate for circuit and board wiring delays. The output phase can be adjusted in 6 ps steps up to 200 ns in a positive or negative direction. The phase adjustment actually changes the phase position of the feedback clock so that the DPLL adjusts the output clock phases to compensate. The rate of change of phase is therefore related to the DPLL bandwidth. For the DPLL to track large instant changes in phase, either Lock8k mode should be on, or the coarse phase detector should be enabled. Register cnfg phase offset at Reg. 70 and 71 controls the output phase, which is only used when Phase Build-out is off (Reg. 48, Bit 2 = 0, and Reg. 76, Bit 4 = 0).

DPLL Feature Summary

DPLL1 is the more feature rich of the two DPLLs. The features of the two DPLLs are summarized here. Refer to the Register Descriptions for more information.

DPLL1 Main Features

- Multiple E1 and DS1 outputs supported
- Low jitter MFrSync (2 kHz) and FrSync (8 kHz) outputs
- Multiple phase loss and multiple phase detectors (see "DPLL1 Advanced Features" on page 20")
- Direct PLL locking to common SONET/ SDH input frequencies or any multiple of 8 kHz
- Automatic mode switching between Free-run, Locked and Digital Holdover states (see "Operating Modes (States) of the Device" on page 30)
- Fast detection on input failure and entry into Digital Holdover mode (holds at the last good frequency value)
- Frequency translation between input and output rates via direct digital synthesis
- High accuracy digital architecture for stable PLL dynamics combined with an APLL for low jitter final output clocks
- Non-revertive mode
- Frame Sync pulse alignment
- Selectable Automatic DPLL bandwidth control (auto selects either Locked bandwidth, or Acquisition bandwidth), or Locked DPLL bandwidth (Reg. 3B Bit 7)
- Two programmable bandwidth controls:
 - Locked bandwidth: 18, 35 or 70 Hz (Reg. 67)
 - Acquisition bandwidth: 18, 35 or 70 Hz (Reg. 69)
- Programmable damping factor (for optional faster locking and peaking control). Factors = 1.2, 2.5, 5, 10 or 20. (Reg. 6B, Bits [2:0])
- Programmable DPLL pull-in frequency range (Reg. 41, Reg. 42)
- Phase Build-out on source switching (hit-less source switching), on/ off (Reg. 48 Bit 3)
- Freeze Phase Build-out, on/ off (Reg. 48 Bit 2)

DPLL1 Advanced Features

Phase Loss Indicators

- Phase loss fine limit. on/ off (Reg. 73 Bit 7) and programmable range 0 to 7 dec (Reg. 73 Bits [2:0])
- Multi-cycle phase loss course limit, on/ off (Reg. 74 Bit 7) and selectable range from ±1 to 8191 UI in 13 steps (Reg. 74 Bits [3:0])





ADVANCED COMMUNICATIONS

FINAL

Output Phase Adjustment

- Programmable Input to Output phase offset adjustment, ±200 ns, 6 ps resolution step size (Reg. 70 and 71)
- Programmable mean offset on Phase Build-out event (PBO phase offset on source switching) - disturbance down to ±5 ns. (Reg. 72 Bits [5:0]). Requires PBO to be on (Reg. 48 Bit 3)

Phase Detector Controls

- Multi-cycle phase detection Course phase lock & capture range on/ off (Reg. 74 Bit 6) and selectable range from ±1 to 8191 Ul in 13 steps (Reg. 74 Bits [3:0]). If selected, this feature increases jitter and wander tolerance to a maximum of 8192 Ul (normally limited to ±0.5 Ul)
- Use of coarse phase detector result in DPLL algorithm, on/ off (Reg. 74 Bit 6) speeds up phase locking
- Limit DPLL1 Integral when at DPLL frequency limit, on/ off (Reg. 3B Bit 3) reduces overshoot
- Anti-noise filter for low frequency inputs, on/ off (Reg. 76 Bit 7)

Advanced Phase Detector Controls

The phase detector actually comprises two different phase detector types, PD1 and PD2. Their interworking and selection algorithms are beyond the scope of this datasheet, however it should be noted the gain of only PD2 is adjustable by configuration, in the following feature:

 DPLL1 PD2 gain control enable, on/ off (Reg. 6D Bit 7)

If on, this allows automatic gain selection according to the type of feedback to the DPLL (For the digital feedback setting, the gain used for PD2 is given by Reg. 6D Bits [2:0]). If off, PD2 is not used.

- Adjustable gain settings for PD2 (with auto switching enabled), for the following feedback cases:
 - Digital feedback (Reg. 6D Bits [2:0])
 - Analog feedback (all frequencies above 8 kHz) (Reg. 6D Bits [6:4])
 - Analog 8k (or less) feedback (Reg. 6B Bits [2:0])

Phase Monitors

- Input phase measured at DPLL1 or DPLL2. DPLL select (Reg. 4B Bit 4), 16-bit phase status (Reg. 77/ Reg. 78)
- Phase measured between two inputs (uses DPLL2's PFD (Reg. 65 Bit 7))

DPLL2 Main Features

The main features of DPLL2 are:

- Always locked to DPLL1
- A single programmable bandwidth control: 18, 35 or 70 Hz
- Damping factor, (For optional faster locking and peaking control) Factors = 1.2, 2.5, 5, 10 or 20.
- Digital feedback, on/ off (Reg. 35 Bit 6)
- Output frequency selection (Reg. 64)
 - DS3/E3 support (44.736 MHz / 34.368 MHz) independent of rates from DPLL1
 - Low jitter E1/DS1 options independent of rates from DPLL1
 - Frequencies of n x E1/DS1 including 16 and 12 x E1, and 16 and 24 x DS1 supported
 - Squelched (clock off)
- Can provide the source for the 2 kHz and 8 kHz outputs available at Outputs 01 and 02 (Reg. 7A Bit 7)
- Can use the phase detector in DPLL2 to measure the input phase difference between two inputs
- Selectable DPLL2 digital feedback, on/ off (Reg. 64 Bit 6)

DPLL2 Advanced Features

The advanced features are the same as those for DPLL1, with DPLL2 using the configuration values for DPLL1, with the following exceptions:

Advanced Phase Detector Controls

- PD2 gain control enable, on/off (Reg. 6C, Bit 7) If on, this allows automatic gain selection according to the type of feedback to the DPLL (For the digital feedback setting, the gain used for PD2 is given by (Reg. 6C Bits [2:0]). If off, PD2 is not used.
- Adjustable gain settings for PD2 (with auto switching enabled), for the following feedback cases:
 - Digital feedback (Reg. 6C Bits [2:0])
 - Analog feedback (all frequencies above 8K) (Reg. 6C Bits [6:4])
 - Analog 8k (or less) feedback (Reg. 6A Bits [2:0])



ADVANCED COMMUNICATIONS

EMTECH

Outputs

The ACS8525 delivers four output signals on the following ports: Two clocks, one each on ports Output O1 and Output O2; and two Sync signals, on ports FrSync and MFrSync. Output O1 and Output O2 are independent of each other and are individually selectable. Output 01 is a differential port (pins O1 POS and O1 NEG), and can be selected PECL or LVDS. Output O2 (pin O2) and the Sync outputs are TTL/ CMOS.

The two Sync outputs, FrSync (8 kHz) and MFrSync (2 kHz), are derived from DPLL1.

PECL/LVDS Output Port Selection

The choice of PECL or LVDS compatibility for Output 01 is programmed via the *cnfg_differential_output* register, Reg. 3A.

Output Frequency Selection and PLL Configuration

The output frequency at many of the outputs is controlled by a number of inter-dependent parameters (refer to "PLL Architecture" on page 14). The frequencies of the output

Table 6 Output Reference Source Selection Table

clocks are selectable from a range of pre-defined spot frequencies/ port technologies, as defined in Tables 6 and 7.

Outputs O1 & O2 Frequency Configuration Steps

The output frequency selection is performed in the following steps:

- 6. Refer to Table 8, Frequency Divider Look-up, to choose a set of output frequencies.
- 7. Refer to the Table 8 to determine the required APLL frequency to support the frequency set.
- 8. Refer to Table 9, APLL1 Frequencies, and Table 10, APLL2 Frequencies, to determine in what mode DPLL1 and DPLL2 need to be configured, considering the output jitter level.
- Refer to Table 11, O1 and O2 Output Frequency Selection, and the column headings in Table 8, Frequency Divider Look-up, to select the appropriate frequency from either of the APLLs on each output as required.


Port Name	Output Port Technology	Frequencies Supported			
Output O1	LVDS/ PECL (LVDS default)	- Frequency selection as per Table 7 and Table 11			
Output O2	TTL/ CMOS	Frequency selection as per rable 7 and rable 11			
FrSync	TTL/ CMOS	FrSync, 8 kHz programmable pulse width and polarity, see Reg. 7A.			
MFrSync	TTL/ CMOS	MFrSync, 2 kHz programmable pulse width and polarity, see Reg. 7A.			

FINAL

Note...1.544 MHz/2.048 MHz are shown for SONET/SDH respectively. Pin SONSDHB controls default, when High SONET is default

Table 7 Output Frequency Selection

Frequency (MHz, unless stated otherwise)	DPLL1 Mode	DPLL2 Mode	APLL2 Input Mux	Jitter Le	evel (Typ)
				rms (ps)	p-p (ns)
2 kHz	77.76 MHz Analog	-	-	60	0.6
2 kHz	Any digital feedback mode	-	-	1400	5
8 kHz	77.76 MHz Analog	-	-	60	0.6
8 kHz	Any digital feedback mode	-	-	1400	5



(not Output O1)

(not Output O1)

2.316		-	24DS1 mode	Select DPLL2	110	0.75
2.316		-	-	Select DPLL1 24DS1	110	0.75
2.731		-	16E1 mode	Select DPLL2	400	1.5
2.731		-	-	Select DPLL1 16E1	220	1.2
2.731	(not Output O1)	16E1 mode	-	-	250	1.6
2.796		-	DS3 mode	Select DPLL2	110	1.0
3.088		-	24DS1 mode	Select DPLL2	110	0.75
3.088		-	-	Select DPLL1 24DS1	110	0.75
3.088	(not Output O1)	24DS1 mode	-	-	110	0.75
3.088	via Digital1 or Digital2 (not Output O1)	77.76 MHz Analog	-	-	3800	13
3.088	via Digital1 or Digital2 (not Output O1)	Any digital feedback mode	-	-	3800	18
3.728		-	DS3 mode	Select DPLL2	110	1.0
4.096	via Digital1 or Digital2 (not Output O1)	77.76 MHz Analog	-	-	3800	13
4.096	via Digital1 or Digital2 (not Output O1)	Any digital feedback mode	-	-	3800	18
4.296		-	E3 mode	Select DPLL2	120	1.0

FINAL

-

-

-

-

Any digital feedback mode

-

-

-

-

Any digital feedback mode

-

-

12E1 mode

16DS1 mode

77.76 MHz Analog

77.76 MHz Analog

DPLL2 Mode

12E1 mode

16DS1 mode

-

-

-

-

-

-

-

-

16DS1 mode

12E1 mode

16E1 mode

DPLL1 Mode



Frequency (MHz, unless stated otherwise)

1.536

1.536

1.544

1.544

1.544

1.544

2.048

2.048

2.048

2.048

2.048

2.048

2.048

2.059

2.059

2.059

Table 7 Output Frequency Selection (cont...)

via Digital1 or Digital2 (not Output O1)



APLL2 Input Mux

Select DPLL2

Select DPLL2

Select DPLL2

Select DPLL2

Select DPLL2

Select DPLL1 12E1

Select DPLL1 16DS1

-

-

Select DPLL1 12E1

Select DPLL1 16E1

_

-

-

Select DPLL1 16DS1

-

DATASHEET

Jitter Level (Typ)

р-р

(ns)

2.3

1.5

1.2

1.0

13

18

2.3

1.5

2.0

1.2

4.5

13

18

1.2

1.0

2.6

rms

(ps)

500

250

200

150

3800

3800

500

250

400

220

900

3800

3800

200

150

760



Frequen	cy (MHz, unless stated otherwise)	DPLL1 Mode	DPLL2 Mode	APLL2 Input Mux	Jitter Level (Typ)	
					rms (ps)	p-p (ns)
4.86		-	77.76 MHz mode	Select DPLL2	60	0.6
5.728		-	E3 mode	Select DPLL2	120	1.0
6.144		12E1 mode	-	-	900	4.5
6.144		-	12E1 mode	Select DPLL2	500	2.3
6.144		-	-	Select DPLL1 12E1	250	1.5
6.176		16DS1 mode	-	-	760	2.6
6.176		-	16DS1 mode	Select DPLL2	200	1.2
6.176		-	-	Select DPLL1 16DS1	150	1.0
6.176	via Digital1 or Digital2 (not Output O1)	77.76 MHz Analog	-	-	3800	13
6.176	via Digital1 or Digital2 (not Output O1)	Any digital feedback mode	-	-	3800	18
6.48		-	77.76 MHz mode	Select DPLL2	60	0.6
6.48	(not Output O1)	77.76 MHz analog	-	-	60	0.6
6.48	(not Output O1)	77.76 MHz digital	-	-	60	0.6
8.192		12E1 mode	-	-	900	4.5
8.192		16E1 mode	-	-	250	1.6
8.192		-	16E1 mode	Select DPLL2	400	2.0
8.192		-	-	Select DPLL1 16E1	220	1.2
8.192	via Digital1 or Digital2 (not Output O1)	77.76 MHz Analog	-	-	3800	13
8.192	via Digital1 or Digital2 (not Output O1)	Any digital feedback mode	-	-	3800	18
8.235		16DS1 mode	-	-	760	2.6
9.264		24DS1 mode	-	-	110	0.75
9.264		-	24DS1 mode	Select DPLL2	110	0.75
9.264		-	-	Select DPLL1 24DS1	110	0.75
10.923		16E1 mode	-	-	250	1.6
11.184		-	DS3 mode	Select DPLL2	110	1.0
12.288		12E1 mode	-	-	900	4.5
12.288		-	12E1 mode	Select DPLL2	500	2.3
12.288		-	-	Select DPLL1 12E1	250	1.5
12.352		24DS1 mode	-	-	110	0.75
12.352		16DS1 mode	-	-	760	2.6
12.352		-	16DS1 mode	Select DPLL2	200	1.2

FINAL



				rms (ps)	p-p (ns)
12.352	-	-	Select DPLL1 16DS1	150	1.0
12.352 via Digital1 or Digital2 (not Output O1)	77.76 MHz Analog	-	-	3800	13
12.352 via Digital1 or Digital2 (not Output O1)	Any digital feedback mode	-	-	3800	18
16.384	12E1 mode	-	-	900	4.5
16.384	16E1 mode	-	-	250	1.6
16.384	-	16E1 mode	Select DPLL2	400	2.0
16.384	-	-	Select DPLL1 16E1	220	1.2
16.384 via Digital1 or Digital2 (not Output O1)	77.76 MHz Analog	-	-	3800	13
16.384 via Digital1 or Digital2 (not Output O1)	Any digital feedback mode	-	-	3800	18
16.469	16DS1 mode	-	-	760	2.6
17.184	-	E3 mode	Select DPLL2	120	1.0
18.528	24DS1 mode	-	-	110	0.75
18.528	-	24DS1 mode	Select DPLL2	110	0.75
18.528	-	-	Select DPLL1 24DS1	110	0.75
19.44	77.76 MHz analog	-	-	60	0.6
19.44	77.76 MHz digital	-	-	60	0.6
19.44	-	77.76MHz mode	Select DPLL2	60	0.6
21.845	16E1 mode	-	-	250	1.6
22.368	-	DS3 mode	Select DPLL2	110	1.0
24.576	12E1 mode	-	-	900	4.5
24.576	-	12E1 mode	Select DPLL2	500	2.3
24.576	-	-	Select DPLL1 12E1	250	1.5
24.704	24DS1 mode	-	-	110	0.75
24.704	16DS1 mode	-	-	760	2.6
24.704	-	16DS1 mode	Select DPLL2	200	1.2
24.704	-	-	Select DPLL1 16DS1	150	1.0
25.92	77.76 MHz analog	-	-	60	0.6
25.92	77.76 MHz digital	-	-	60	0.6
32.768	16E1 mode	-	-	250	1.6
32.768	-	16E1 mode	Select DPLL2	400	2.0
32.768	-	-	Select DPLL1 16E1	220	1.2

APLL2 Input Mux

FINAL

DPLL1 Mode

DPLL2 Mode




Frequency (MHz, unless stated otherwise)

DATASHEET

rms

Jitter Level (Typ)

р-р



38.88	77.76 MHz digital	-	-	60	0.6
38.88	-	77.76 MHz mode	Select DPLL2	60	0.6
44.736	-	DS3 mode	Select DPLL2	110	1.0
49.152 (Output O1 only)	12E1 mode	-	-	900	4.5
49.408 (Output O1 only)	16DS1 mode	-	-	760	2.6
51.84	77.76 MHz analog	-	-	60	0.6
51.84	77.76 MHz digital	-	-	60	0.6
65.536 (Output O1 only)	16E1 mode	-	-	250	1.6
68.736	-	E3 mode	Select DPLL2	120	1.0
74.112 (Output O1 only)	24DS1 mode	-	-	110	0.75
77.76	77.76 MHz analog	-	-	60	0.6
77.76	77.76 MHz digital	-	-	60	0.6
77.76	-	77.76 MHz mode	Select DPLL2	60	0.6
98.304 (Output O1 only)	12E1 mode	-	-	900	4.5
98.816 (Output O1 only)	16DS1 mode	-	-	760	2.6
131.07 (Output O1 only)	16E1 mode	-	-	250	1.6
148.22 (Output O1 only)	24DS1 mode	-	-	110	0.75
155.52 (Output O1 only)	77.76 MHz analog	-	-	60	0.6
155.52 (Output O1 only)	77.76 MHz digital	-	-	60	0.6
311.04 (Output O1 only)	77.76 MHz analog	-	-	60	0.6
311.04 (Output O1 only)	77.76 MHz digital	-	-	60	0.6
·	1		1		

FINAL

DPLL2 Mode

E3 mode

-

-

-

24DS1 mode

DPLL1 Mode

24DS1 mode

-

-

77.76 MHz analog

_

ACS8525 LC/ P

APLL2 Input Mux

Select DPLL2

Select DPLL2

-

Select DPLL1 24DS1

-

DATASHEET

rms

(ps)

120

110

110

110

60

Jitter Level (Typ)

р-р (ns)

1.0

0.75

0.75

0.75

0.6

SEMTECH ADVANCED COMMUNICATIONS

Frequency (MHz, unless stated otherwise)

34.368

37.056

37.056

37.056

38.88

 Table 7 Output Frequency Selection (cont...)



ACS8525 LC/ P

DATASHEET

ADVANCED COMMUNICATIONS Table 8 Frequency Divider Look-up

Transmission Rate	APLL Frequency	APLL/2	APLL/4	APLL/6	APLL/8	APLL/12	APLL/16	APLL/48	APLL/64
OC-N Rates	311.04	155.52	77.76	51.84	38.88	25.92	19.44	6.48	4.86
E3	274.944	137.472	68.376	-	34.368	-	17.184	5.728	4.296
DS3	178.944	89.472	44.736	-	22.368	-	11.184	3.728	2.796
24DS1	148.224	74.112	37.056	24,704	18.528	12.352	9.264	3.088	2.316
16E1	131.072	65.536	32.768	21.84533	16.384	10.92267	8.192	2.730667	2.048
16DS1	98.816	49.408	24.704	16.46933	12.352	8.234667	6.176	2.058667	1.544
12E1	98.304	49.152	24.576	16.384	12.288	8.192	6.144	2.048	1.536

FINAL

Note...All frequencies in MHz

Table 9 APLL1 Frequencies

APLL1 Frequency	Synthesis/ MUX setting for APLL1 input	DPLL1 Frequency Control Register Bits Reg. 65 Bits[2:0]	Output Jitter Level ns (p-p)
311.04	Normal (digital feedback)	000	<0.5
311.04 MHz	Normal (analog feedback)	001	<0.5
98.304 MHz	12E1 (digital feedback)	010	<2
131.072 MHz	16E1 (digital feedback)	011	<2
148.224 MHz	24DS1 (digital feedback)	100	<2
98.816 MHz	16DS1 (digital feedback)	101	<2
-	Do not use	110	-
-	Do not use	111	-

Note...If using Synthesis for inputs to both APLL1 and APLL2, then they must both use the same synthesis settings.

Table 10 APLL2 Frequencies

APLL2 Frequency	DPLL Mode	DPLL2 Forward DFS Frequency (MHz)	DPLL2 Freq Control Register Bits Reg. 64 Bits [2:0]	APLL2 Input from DPLL1 or 2. Reg. 65 Bit 6	DPLL1 + Synthesis Freq to APLL2 Register Bits Reg. 65 Bits [5:4]	Output Jitter Level ns (p-p)
311.04 MHz	DPLL2-Squelched	77.76	000	0 (DPLL2 enabled)	XX	<0.5
311.04 MHz	DPLL2-Normal	77.76	001	0 (DPLL2 enabled)	XX	<0.5
98.304 MHz	DPLL2-12E1	24.576	010	0 (DPLL2 enabled)	XX	<0.5
131.072 MHz	DPLL2-16E1	32.768	011	0 (DPLL2 enabled)	XX	<0.5
148.224 MHz	DPLL2-24DS1	37.056 (2* 18.528)	100	0 (DPLL2 enabled)	XX	<0.5



ACS8525 LC/ P

ADVANCED COMMUNICATIONS

FINAL

Table 10 APLL2 Frequencies (cont...)

APLL2 Frequency	DPLL Mode	DPLL2 Forward DFS Frequency (MHz)	DPLL2 Freq Control Register Bits Reg. 64 Bits [2:0]	APLL2 Input from DPLL1 or 2. Reg. 65 Bit 6	DPLL1 + Synthesis Freq to APLL2 Register Bits Reg. 65 Bits [5:4]	Output Jitter Level ns (p-p)
98.816 MHz	DPLL2-16DS1	24.704	101	0 (DPLL2 enabled)	XX	<0.5
274.944 MHz	DPLL2-E3	68.736 (2* 34.368)	110	0 (DPLL2 enabled)	XX	<0.5
178.944 MHz	DPLL2-DS3	44.736	111	0 (DPLL2 enabled)	XX	<0.5
98.304 MHz	DPLL1-12E1	-	XXX	1 (DPLL1 enabled)	00	<2
131.072 MHz	DPLL1-16E1	-	XXX	1 (DPLL1 enabled)	01	<2
148.224 MHz	DPLL1-24DS1	-	XXX	1 (DPLL1 enabled)	10	<2
98.816 MHz	DPLL1-16DS1	-	XXX	1 (DPLL1 enabled)	11	<2

Table 11 O1 and O2 Output Frequency Selection

	Output Frequency for given "Value in Register" for each Output Port's Cnf_output_frequency Register				
Value in Register	Output O2 Reg. 61 Bits [3:0]	Output O1 Reg. 62 Bits [7:4]			
0000	Off	Off			
0001	2 kHz	2 kHz			
0010	8 kHz	8 kHz			
0011	Digital2	APLL1/2			
0100	Digital1	Digital1			
0101	APLL1/48	APLL1/1			
0110	APLL1/16	APLL1/16			
0111	APLL1/12	APLL1/12			
1000	APLL1/8	APLL1/8			
1001	APLL1/6	APLL1/6			
1010	APLL1/4	APLL1/4			
1011	APLL2/64	APLL2/64			
1100	APLL2/48	APLL2/48			
1101	APLL2/16	APLL2/16			
1110	APLL2/8	APLL2/8			
1111	APLL2/4	APLL2/4			

ADVANCED COMMUNICATIONS

EMTECH

FINAL

"Digital" Frequencies

Table 11, "O1 and O2 Output Frequency Selection," lists Digital1 and Digital2 as available for selection. Digital1 is a single frequency selected from the range shown in Table 12. Digital2 is another single frequency selected from the same range.

Using Output O2 to Control Pulse Width of 2/8 kHz on FrSync, MFrSync and 01 Outputs

It can be seen from Table 11 (01 and 02 Output Frequency Selection) that frequencies listed as 2 kHz and 8 kHz can be selected. Whilst the FrSync and MFrSync outputs are always supplied from DPLL1, the 2 kHz and 8 kHz options available from the O1 and O2 outputs are all supplied via DPLL1 or DPLL2 (Reg. 7A Bit 7).


The outputs can be either clocks (50:50 mark-space) or pulses, and can be inverted. When pulse configuration is used, the pulse width will be one cycle of the rate selected on Output O2 (Output O2 must be configured to generate at least 1,544 kHz to ensure that pulses are generated correctly). Figure 7 shows the various options with the 8 kHz controls in Reg. 7A. There is an identical arrangement with Reg. 7A Bits [1:0] for the 2 kHz 01 and MFrSync outputs. Outputs FrSync and MFrSync can be disabled via Reg. 63 Bits [7:6].


Table 12Digital Frequency Selections

Digital1 Control Reg.39 Bits [5:4]	Digital1 SONET/ SDH Reg. 38 Bit5	Digital1 Freq. (MHz)
00	0	2.048
01	0	4.096
10	0	8.192
11	0	16.384
00	1	1.544
01	1	3.088
10	1	6.176
11	1	12.352

Digital2 Control Reg. 39 Bits[7:6]	Digital2 SONET/ SDH Reg.38 Bit6	Digital2 Freq. (MHz)
00	0	2.048
01	0	4.096
10	0	8.192
11	0	16.384
00	1	1.544
01	1	3.088
10	1	6.176
11	1	12.352

Figure 7 Control of 8k Options.





F8525_016outputoptions8k_01



SEMTECH

Operating Modes (States) of the Device

The ACS8525 has three primary modes of operation, or operating states: Free-Run, Locked and Digital Holdover. These are supported by three secondary, temporary modes (Pre-Locked, Lost-Phase and Pre-Locked2). Refer to the State Transition Diagram for DPLL1, Figure 8.

The ACS8525 can operate in Forced or Automatic control. On reset, the ACS8525 reverts to Automatic Control, where transitions between states are controlled completely automatically. Forced Control can be invoked by configuration, allowing transitions to be performed under external control. This is not the normal mode of operation, but is provided for special occasions such as testing, or where a high degree of hands-on control is required.

Free-run Mode

The Free-run mode is typically used following a power-on-reset or a device reset before network synchronization has been achieved. In the Free-run mode, the timing and synchronization signals generated from the ACS8525 are based on the 12.800 MHz clock frequency provided from the external oscillator and are not synchronized to an input SEC. By default, the frequency of the output clock is a fixed multiple of the frequency of the external oscillator, and the accuracy of the output clock is equal to the accuracy of the oscillator. However the external oscillator frequency can be calibrated to improve its accuracy by a software calibration routine using register cnfg nominal frequency (Reg. 3C and 3D). For example a 500 ppm offset crystal could be made to look like one accurate to 0.02 ppm.

The transition from Free-run to Pre-locked occurs when the ACS8525 selects an SEC.

Pre-locked Mode

The ACS8525 will enter the Locked state in a maximum of 100 seconds, as defined by GR-1244-CORE^[13] specification, if the selected SEC is of good quality. If the device cannot achieve lock within 100 seconds, it reverts to Free-Run mode and another SEC is selected.

Locked Mode

FINAL

The Locked mode is entered from Pre-locked, Pre-locked2 or Phase-lost mode when an input reference source has been selected and the DPLL has locked. The DPLL is considered to be locked when the phase loss/ lock detectors (See"Phase Lock/ Loss Detectors" on page 19) indicate that the DPLL has remained in phase lock continuously for at least one second. When the ACS8525 is in Locked mode, the output frequency and phase tracks that of the selected input reference source.

Lost-phase Mode

Lost-phase mode is used whenever the phase loss/lock detectors (See"Phase Lock/Loss Detectors" on page 19) indicate that the DPLL has lost phase lock. The DPLL will still be trying to lock to the input clock reference, if it exists. If the Leaky Bucket Accumulator calculates that the anomaly is serious, the device disqualifies the reference source. If the device spends more than 100 seconds in Lost-phase mode, the reference is disqualified and a phase alarm is raised on it. If the reference is disqualified, one of the following transitions takes place:


- Go to Pre-locked2;
 If a known good stand-by source is available.
- Go to Holdover;
 If no stand-by sources are available.

Digital Holdover Mode

Digital Holdover mode is the operating condition the device enters when its currently selected input source becomes invalid, and no other valid replacement source is available.


In Digital Holdover mode, the ACS8525 provides the timing signals to maintain the Line Card but is not phase locked to an input SEC.

Digital Holdover operates Instantaneously, which means the DPLL freezes at the frequency it was operating at the time of entering Digital Holdover mode. This determines the output frequency accuracy.









FINAL

Note... The state diagram above is for DPLL1 only, and the 3-bit state value refers to the register sts_operating Reg. 09 Bits [2:0] DPLL1_operating _mode. By contrast, the DPLL2 has only automatic operation and can be in one of only two possible states: "Instantaneous Automatic Holdover" with zero frequency offset (its start-up state), or "Locked". The states of DPLL2 are not configurable by the User and there is no "Free-run" state.

ACS8525 LC/ P

ADVANCED COMMUNICATIONS

SEMTECH

FINAL

Pre-locked2 Mode

This state is very similar to the Pre-locked state. It is entered from the Digital Holdover state when an input SEC has been selected and applied to the phase locked loop. It is also entered if the device is operating in Revertive mode and a higher-priority SEC is restored.

Upon applying a SEC to the phase locked loop, the ACS8525 will enter the Locked state in a maximum of 100 seconds, as defined by GR-1244-CORE^[13] specification, if the selected SEC is of good quality. If the device cannot achieve lock within 100 seconds, it reverts to Digital Holdover mode and another SEC is selected.

Local Oscillator Clock

The Master system clock on the ACS8525 should be provided by an external clock oscillator of frequency 12.800 MHz. Wander on the local oscillator clock will not have a significant effect on the output clock whilst in Locked mode. In Free-Run or Holdover mode wander on the crystal is more significant. Variation in crystal temperature or supply voltage both cause drifts in operating frequency, as does ageing. These effects must be limited by careful selection of a suitable component for the local oscillator. Please contact Semtech for information on crystal oscillator suppliers.

Crystal Frequency Calibration

The absolute crystal frequency accuracy is less important than the stability since any frequency offset can be compensated by adjustment of register values in the IC. This allows for calibration and compensation of any crystal frequency variation away from its nominal value. ± 50 ppm adjustment would be sufficient to cope with most crystals, in fact the range is an order of magnitude larger due to the use of two 8-bit register locations. The setting of the cnfg nominal frequency register allows for this adjustment. An increase in the register value increases the output frequencies by 0.0196229 ppm for each LSB step.

Note... The default register value (in decimal) = 39321 (9999 hex) = 0 ppm offset. The minimum to maximum offset range of the register is 0 to 65535 (dec), giving an adjustment range of -771 ppm to +514 ppm of the output frequencies, in 0.0196229 ppm steps.

Example: If the crystal was oscillating at 12.800 MHz + 5 ppm, then the calibration value in the register to give a - 5 ppm adjustment in output frequencies to compensate for the crystal inaccuracy, would be:

39321 - (5 / 0.0196229) = 39066 (dec) = 989A (hex).

Status Reporting and Phase Measurement

Input Status Interrupts

Status interrupts are provided for the following events:

- Changed status on SEC input (one interrupt per input) (Reg. 05)
- Change of Operating mode (Reg. 06)
- DPLL1 Main reference Failure (Reg. 06)
- Frame Sync alarm limit reached (Reg. 08)

These interrupts are flagged on pin INTREQ.

Input Status Information

Status information can be read from the following Status **Registers:**

sts_operating_mode (Reg. 09) sts priority table (Reg. 0A and 0B) sts_current_DPLL_frequency (Reg. 0C, 0D, and 07) sts sources valid (Reg. 0E and 0F)

sts reference sources (Reg. 11, 12 and 14)

Refer to "Register Map" on page 38 and associated Register Descriptions for more details.

DPLL Frequency Reporting

The registers sts current DPLL frequency (Reg. 0C, Reg. 0D and Reg. 07) report the frequency of DPLL1 or DPLL2 with respect to the external crystal XO frequency (after calibration via Reg. 3C, 3D if used). The selection of DPLL2 or DPLL1 reporting is made via Reg. 4B, Bit 4. The value is a 19-bit signed number with one LSB representing 0.0003068 ppm (range of ±80 ppm). This value is actually the integral path value in the DPLL, and as such corresponds to an averaged measurement of the input frequency, with an averaging time inversely proportional to the DPLL bandwidth setting. Reading this regularly can show how the currently locked source is varying in value e.g. due to frequency wander on its input.

The input phase, as seen at the DPLL phase detector, can be read back from register sts current phase, Reg. 77 and 78. DPLL1 or DPLL2 phase detector reporting is again controlled by Reg. 4B, Bit 4. One LSB corresponds to 0.707° phase difference. For DPLL1 this will be reporting the phase difference between the input and the internal feedback clock. The phase result is internally



averaged or filtered with a -3 dB attenuation point at approximately 100 Hz.

Measuring Phase Between Master and Slave/ Stand-by SEC Sources

The phase can be measured between the selected SEC input to DPLL1 and either of the other two SEC inputs by a using the Phase and Frequency detector of DPLL2. This special configuration requires manual selection of DPLL2's selected source (by altering the Priorities).

The DPLL2 PFD compares two inputs (usually the feedback and reference input) with each other and performs some filtering. This filtering has a bandwidth of approx. 100 Hz. This will result in a digital number representing the filtered phase difference between these two signals being available (normally used for the digital synthesis).

Under normal circumstances the frequency of the inputs to the PFD are determined by the input frequency selection and the pre-divider settings such as lock8k and DivN. The appropriate feedback frequency is automatically selected from the supported spot frequencies to match the input reference frequency (post division if necessary).

The phase difference is reported in units of 0.707 degrees of the actual locking frequency. When direct locking to high frequency input, the actual time is then scaled down and will give resolution down to e.g. 110 ps at 19.44 MHz in direct locking mode compared with 245 ns with Lock8K mode enabled with the same 19.44 MHz input. The two inputs to the PFD have to be very close in frequency to give an accurate phase measurement.

Reg. 65, Bit 7 is used to switch one input to the DPLL2 phase detector over to the current DPLL1 input. The other phase detector input becomes connected to a second input source. The second input source can be changed via the DPLL2 priority (Reg. 19 to 1C), when Reg. 4B, Bit 4 = 1).

The phase difference measurement is held in the 16-bit register, *sts_current_phase* Reg. 77 and 78. The register is updated on a 204.8 MHz cycle.

When measuring the relative phase error between the selected inputs, the user must ensure that the settings and frequency are the same for the two inputs to be measured. Enabling this phase measurement feature replaces the DPLL2 feedback signal to the DPLL2 PFD

with the DPLL1 PFD input reference signal. Reading the current phase register from DPLL2 will yield the filtered phase difference between the two inputs. If there is jitter or wander present on either or both inputs, then this will have an effect on the measured phase. The extent of this effect will depend on the frequency of the jitter/ wander compared to the 100 Hz bandwidth of the phase filter.

With the input selections in the examples below, a meaningful result for phase measurement will be obtained from Example 1 only.

Example 1

FINAL

SEC1 19.44 MHz input, direct locking

SEC2 19.44 MHz input, direct locking

Example 2

SEC1 19.44 MHz input, direct locking

SEC2 19.44 MHz input, Lock8K

The phase reported in degrees of the locking frequency.


Direct locking to the highest frequency gives the most meaningful result, as the actual time is scaled down and will give a resolution in picoseconds, for example: 101 ps @19.44 MHz, Direct locking on SEC1 and SEC2. With Lock8K enabled instead of direct locking, a result can be measured but the phase error will have a much lower resolution of 245 nanoseconds.

Sync Reference Sources

The ACS8525 provides the facility to have a Sync reference source associated with each SEC. The Sync inputs (SYNC1, SYNC2 and SYNC3) are used for Frame Sync output alignment and can be 2, 4 or 8 kHz (automatically detected frequency). In the ACS8525 device, the Sync is treated as an additional part of the SEC clock. The failure of a Sync input will never cause a source disqualification. The Sync input is used to internally align the generation of the output 2 kHz and 8 kHz Sync pulses.

On the ACS8525, the presence of a Sync input associated with any particular SEC input is optional. If a Sync input is not present, or it fails, the 2 kHz and 8 kHz outputs will simply continue to be generated with the same relationship to the SEC output. This also applies to a source switch from a reference with a Sync input to a reference without a Sync input. The Sync outputs are always divided from the SEC outputs and will never free-run.


ACS8525 LC/ P



ADVANCED COMMUNICATIONS

МТЕСН

Figure 9 External Sync Input Phase Control (Reg.7B Bits [1:0])



FINAL

As with all frequencies generated at the outputs of the ACS8525, the Sync outputs are falling edge aligned. However, the Sync outputs can be inverted. They can also be selected to have a number of different pulse widths. In addition to these controls on the outputs, the input Sync phases with respect to their associated SEC can be configured (separately for each Sync). Nominally, the Sync input is expected to be falling edge aligned with the SEC. Therefore it is sampled on the rising edge of the SEC. This gives a tolerance to offset between the SEC and the Sync input of ±0.5 UI of the SEC clock. If the Sync is delayed or advanced with respect to the SEC the expected position of the edge can be moved by 0.5 UI early or late. The tolerance is always ±0.5 UI of the SEC from the expected position. Figure 9 summarizes these points and Sync phase SYNC1 (Reg. 7B, Bits [1:0]) provides the controlling configuration.

Aligning Phase of MFrSync and FrSync Outputs to Phase of Sync Inputs

The selected Sync input (which is selected by SEC selection) is monitored by the ACS8525 for consistent phase and correct frequency compared with the SEC input, and if it does not pass these quality checks, an alarm flag is raised (Reg. 08, Bit 7 and Reg. 09, Bit 7). The check for consistent phase involves checking that each input edge is within an expected timing window. The

window size is set by Reg. 7C, Bits [6:4]. An internal detector senses that a correct Sync signal is present and only then allows the signal to resynchronize the internal dividers that generate the 8 kHz FrSync and 2 kHz MFrSync outputs. This sequence avoids spurious resynchronizations that may otherwise occur with connections and disconnections of the Sync input.

The Sync input will normally be a 2 kHz frequency, only its falling edge is used. It can however be at a frequencies of 4 kHz or 8 kHz without any change to the register setups. However the 2 kHz Sync output alignment can only be achieved when aligning to a 2 kHz SEC.

Safe sampling of the selected Sync input is achieved by using the "locked-to" SEC, with which it is paired, to do the input sampling. Phase Build-out mode should be off (Reg. 48, Bit 2 = 0). The Sync input is normally sampled on the rising edge of the current input reference clock, in order to provide the most margin. As mentioned earlier, modification of the expected timing of the selected Sync input with respect to its SEC can be achieved via Reg. 7B, Bits [1:0].

A different sampling resolution is used depending on the input reference frequency and the setting of Reg. 7 B Bit 6, *cnfg_sync_phase*. With this bit *Low*, the Sync input sampling has a 6.48 MHz resolution. When Bit 6 is *High* the selected Sync can have a sampling resolution of



FINAL

DATASHEET

either 19.44 MHz (when the current locked to reference is 19.44 MHz) or 38.88 MHz (all other frequencies). This would allow, for instance, a 19.44 MHz and 2 kHz pair to be used for Line Card synchronization.

Reg. 7B Bit 7, Indep FrSync/MFrSync controls whether the 2 kHz MFrSync and 8 kHz FrSync outputs keep their precise alignment with the other output clocks. When Indep FrSync/MFrSync Reg. 7B Bit 7 is Low the FrSyncs and the other higher rate clocks are not independent and their alignment on the falling 8kHz edge is maintained. This means that when bit Svnc OC-N rates is High, the OC-N rate dividers and clocks are also synchronized by the Sync input. On a change of phase position of the Sync, this could result in a shift in phase of the 6.48 MHz output clock when a 19.44 MHz precision is used for the Sync input. To avoid disturbing any of the output clocks and only align the MFrSync and FrSync outputs, at the chosen level of precision, Independent Frame Sync mode can be used (Reg. 7B, Bit 7 = 1). Edge alignment of the FrSync output with other clocks outputs may then change depending on the selected Sync sampling precision used. For example with a 19.44 MHz reference input clock and Reg. 7B Bits 6 & 7 both High (independent mode and Sync OC-N rates), then the FrSync output will still align with the 19.44 MHz output but not with the 6.48 MHz output clock.

The FrSync and MFrSync outputs always come from DPLL1.2 kHz and 8 kHz outputs can also be produced at the O1 to O2 outputs. These can come from either the DPLL1 or from the DPLL2, controlled by Reg. 7A, Bit 7.


Power-On Reset

The Power-On Reset (PORB) pin resets the device if forced *Low*. The reset is asynchronous, the minimum *Low* pulse width is 5 ns. Reset is needed to initialize all of the register values to their defaults. Reset must be asserted at power on, and may be re-asserted at any time to restore defaults. This is implemented simply using an external capacitor to GND along with the internal pull-up resistor. The ACS8525 is held in a reset state for 250 ms after the PORB pin has been pulled *High*. In normal operation PORB should be held *High*.

Serial Interface

The ACS8525 device has a serial interface which can be SPI compatible. The Motorola SPI Convention is such that address and data is transmitted and received MSB first. On the ACS8525 address and data are transmitted and received LSB first. Address, read/ write control and data on the SDI pin are latched into the device on the rising edge of the SCLK. During a read operation, serial data output on the SDO pin can be read out of the device on either the rising or falling edge of the SCLK depending on the logic level of CLKE. For standard Motorola SPI compliance, data should be clocked out of the SDO pin on the rising edge of the SCLK so that it may be latched into the microprocessor on the falling edge of the SCLK. Figure 10 and Figure 11 show the timing diagrams of read and write accesses for this interface.

The serial interface clock (SCLK) is not required to run between accesses (i.e., when CSB = 1).




FINAL

DATASHEET

Figure 10 Read Access Timing for SERIAL Interface

ИТЕСН



CLKE = 0; SDO data is clocked out on the rising edge of SCLK

Table 13 Read Access Timing for SERIAL Interface (For use with Figure)	10)
--	-----

Symbol	Parameter	MIN	TYP	MAX
t _{SU1}	Setup SDI valid to SCLK _{rising edge}	4 ns	-	-
t _{SU2}	Setup CSB _{falling edge} to SCLK _{rising edge}	14 ns	-	-
t _{d1}	$\label{eq:constraint} \text{Delay SCLK}_{\text{rising edge}} \text{ (SCLK}_{\text{falling edge}} \text{ for CLKE} = 1 \text{) to SDO valid}$	-	-	18 ns
t _{d2}	Delay CSB _{rising edge} to SDO high-Z	-	-	16 ns
t _{pw1}	SCLK Low time	22 ns	-	-
t _{pw2}	SCLK High time	22 ns	-	-
t _{h1}	Hold SDI valid after SCLK _{rising edge}	6 ns	-	-
t _{h2}		5 ns	-	-
t _p	Time between consecutive accesses (CSB _{rising edge} to CSB _{falling edge})	10 ns	-	-



FINAL

DATASHEET

Figure 11 Write Access Timing for SERIAL Interface




Table 11	Muita Acces	Timing for CEDINI	Interface	(For was with Figure 11)
	vvine Access		ппепасе і	(For use with Figure 11)

Symbol	Parameter	MIN	TYP	MAX
t _{su1}	Setup SDI valid to SCLK _{rising edge}	4 ns	-	-
t _{su2}	Setup CSB _{falling edge} to SCLK _{rising edge}	14 ns	-	-
t _{pw1}	SCLK Low time	22 ns	-	-
t _{pw2}	SCLK High time	22 ns	-	-
t _{h1}	Hold SDI valid after SCLK _{rising edge}	6 ns	-	-
t _{h2}	Hold CSB Low after SCLK _{rising edge}	5 ns	-	-
tp	Time between consecutive accesses (CSB_{rising edge} to CSB_{falling edge})	10 ns	-	-



DATASHEET



ADVANCED COMMUNICATIONS

FINAL

Register Map

Each Register, or register group, is described in the following Register Map (Table 15) and subsequent Register Description Tables.

Register Organization

The ACS8525 LC/ P uses a total of 91 eight-bit register locations, identified by a Register Name and corresponding hexadecimal Register Address. They are presented here in ascending order of Reg. address and each Register is organized with the most-significant bit positioned in the left-most bit, with bit significance decreasing towards the right-most bit. Some registers carry several individual data fields of various sizes, from single-bit values (e.g. flags) upwards. Several data fields are spread across multiple registers, as shown in the Register Map,

Table 15. Shaded areas in the map are "don't care" and writing either 0 or 1 will not affect any function of the device. Bits labelled "Set to 0" or "Set to 1" must be set as stated during initialization of the device, either following power- up, or after a power-on reset (POR). Failure to correctly set these bits may result in the device operating in an unexpected way.

CAUTION! Do not write to any undefined register addresses as this may cause the device to operate in a test mode. If an undefined register has been inadvertently addressed, the device should be reset to ensure the undefined registers are at default values.

Multi-word Registers

For Multi-word Registers (e.g. Reg. 0C and 0D), all the words have to be written to their separate addresses, and without any other access taking place, before their combined value can take effect. If the sequence is interrupted, the sequence of writes will be ignored. Reading a multi-word address freezes the other address words of a multi-word address so that the bytes all correspond to the same complete word.

Register Access

Most registers are of one of two types, configuration registers or status registers, the exceptions being the *chip_id* and *chip_revision* registers. Configuration registers may be written to or read from at any time (the complete 8-bit register must be written, even if only one bit is being modified). All status registers may be read at any time and, in some status registers (such as the *sts_interrupts* register), any individual data field may be cleared by writing a 1 into each bit of the field (writing a 0 value into a bit will not affect the value of the bit).

Configuration Registers

Each configuration register reverts to a default value on power-up or following a reset. Most default values are fixed, but some can be pin-set. All configuration registers can be read out over the microprocessor port.

Status Registers

The Status Registers contain readable registers. They may all be read from outside the chip but are not writeable from outside the chip (except for a clearing operation). All status registers are read via shadow registers to avoid data hits due to dynamic operation. Each individual status register has a unique location.

Interrupt Enable and Clear

Interrupt requests are flagged on pin INTREQ; the active state (*High* or *Low*) is programmable and the pin can either be driven, or set to high impedance when non-active (Reg 7 D refers).

Bits in the interrupt status register are set (*High*) by the following conditions;

- 1. Any SEC becoming valid or going invalid.
- 2. A change in the operating state e.g. Locked, Holdover.
- 3. A brief loss of the currently selected SEC.

All interrupt sources, see Reg. 05, Reg. 06 and Reg. 08, are maskable via the mask register, each one being enabled by writing a 1 to the appropriate bit. Any unmasked bit set in the interrupt status register will cause the interrupt request pin to be asserted. All interrupts are cleared by writing a 1 to the bit(s) to be cleared in the status register. When all pending unmasked interrupts are cleared the interrupt pin will go inactive.

Defaults

Each Register is given a defined default value at reset and these are listed in the Map and Description Tables. However, some read-only status registers may not necessarily show the same default values after reset as those given in the tables. This is because they reflect the status of the device which may have changed in the time it takes to carry out the read, or through reasons of configuration. In the same way, the default values given for shaded areas could also take different values to those stated.



ADVANCED COMMUNICATIONS

FINAL

ACS8525 LC/ P

DATASHEET

Table 15 Register Map

Register Name	ss (ا ل				Dat	a Bit				
RO = Read Only R/W = Read/Write	Address (hex)	Default (hex)	7 (MSB)	6	5	4	3	2	1	0 (LSB)	
chip_id (RO)	00	4D				chip_id[7:0], 8	LSBs of Chip ID				
	01	21				chip_id[15:8], 8	8 MSBs of Chip ID				
chip_revision (RO)	02	00			-		vision[7:0]			-	
test_register1 (R/ W)	03	14	Phase_alarm	Disable_180		Resync_ analog	Set to 0	8K Edge Polarity	Set to 0	Set to 0	
test_register2 (R/ W)	04	12		•	•	Do n	ot use				
sts_interrupts (R/ W)	05	FF			status_SEC2_ DIFF	status_SEC1_ DIFF	status_SEC2_ TTL	status_SEC1_ TTL			
	06	3F	operating_ mode	DPLL1_main_ ref_failed						status_SEC3	
sts_current_DPLL_frequency, see OC/ OD	07	00		<u> </u>			Bits [18:16] of sts_current_DPLL_frequency				
sts_interrupts (R/ W)	08	10	Sync_alarm_ int								
sts_operating_mode (RO)	09	01	Sync_alarm	DPLL2_Lock	DPLL1_freq_ soft_alarm	DPLL2_freq_ soft_alarm		DP	LL1_operating_n	node	
sts_priority_table (RO)	0A	00		Highest priority	validated source	_		Currently se	lected source		
	0B	00	:	Brd highest priori	ty validated sourc	е		2nd highest priori	ty validated sour	ce	
sts_current_DPLL_frequency[7:0]	0C	00		Bits [7:0] of sts_c				ency			
(RO) [15:8]	0D	00			Bits	[15:8] of sts_cur	rent_DPLL_frequ	encyy			
[18:16]	07	00						Bits [18:16]	of sts_current_DI	PLL_frequency	
sts_sources_valid (RO)	0E	00			SEC2 DIFF	SEC1 DIFF	SEC2 TTL	SEC1 TTL			
	0F	00			•					SEC3	
sts_reference_sources (RO)											
Alarm Status on inputs: SEC1 & SEC2 TTL	11	22			No Activity SEC2 TTL	Phase Lock SEC2 TTL			No Activity SEC1 TTL	Phase Lock SEC1_TTL	
SEC1 & SEC2 DIFF	12	22			No Activity	Phase Lock			No Activity	Phase Lock	
SEC3	14	22			SEC2 DIFF	SEC2 DIFF			SEC1 DIFF No Activity	SEC1 DIFF Phase Lock	
SEW	14	22							SEC3	SEC3	
cnfg_ref_selection_priority (R/ W) SEC1 & SEC2 TTL	19	32		programmed_p	riority_SEC2_TTL			programmed_p	riority_SEC1_TTL		
SEC1 & SEC2 DIFF	1A	00		programmed_pr	iority_SEC2_DIFF	-	programmed_priority_SEC1_DIFF				
SEC3	1C	04						programmed	_priority_SEC3		
cnfg_ref_source_frequency_ <input/> (R/ W), where <input/> = SEC1 TTL	22	00	divn_SEC1 TTL	lock8k_SEC1 TTL	Bucket_ic	I_SEC1 TTL	re	reference_source_frequency_SEC1 TTL			
SEC2 TTL	23	00	divn_SEC2 TTL	lock8k_SEC2 TTL	Bucket_ic	_SEC2 TTL	re	eference_source_	frequency_SEC2	TTL	
SEC1 DIFF	24	03	divn_SEC1 DIFF	lock8k_SEC1 DIFF	Bucket_id	_SEC1 DIFF	re	ference_source_f	requency_SEC1 I	DIFF	
SEC2 DIFF	25	03	divn_SEC2 DIFF	lock8k_SEC2 DIFF	Bucket_id	_SEC2 DIFF	re	ference_source_f	requency_SEC2 I	DIFF	
SEC3	28	03	divn_SEC3	lock8k_SEC3	Bucket_	_id_SEC3		reference_source	e_frequency_SEC	3	
cnfg_operating_mode (R/W)	32	00						DP	LL1_operating_n	node	
force_select_reference_source (R/W)	33	0F						forced_sele	ct_SEC_input		
cnfg_input_mode (R/ W)	34	СА	auto_extsync_ en	phalarm_ timeout	XO_ edge		extsync_en	ip_sonsdhb		reversion_ mode	
cnfg_DPLL2_path (R/ W)	35	A0		DPLL2_dig_ feedback			•				
cnfg_differential_inputs (R/W)	36	03			1				SEC2_DIFF_ PECL	SEC1_DIFF_ PECL	
cnfg_dig_outputs_sonsdh (R/W)	38	04		dig2_sonsdh	dig1_sonsdh						
cnfg_digtial_frequencies (R/W)	39	08	digital2_	frequency	•	frequency					
cnfg_differential_output (R/W)	ЗA	C2		-		-			Output O1	_LVDS_PECL	
cnfg_auto_bw_sel	3B	98	auto_BW_sel				DPLL1_lim_int				
cnfg_nominal_frequency [7:0]	ЗC	99				Bits[7:0] of cnfg_	nominal_frequen	cy			
(R/W) [15:8]	3D	99			E	Bits[15:8] of cnfg	_nominal_frequer	псу			
cnfg_DPLL_freq_limit (R/W) [7:0]	41	76				Bits[7:0] of cnfg	_DPLL_freq_limit	t			



ADVANCED COMMUNICATIONS

FINAL

DATASHEET

Table 15 Register Map (cont...)

Register Name	ss () JIL				Dat	a Bit			
RO = Read Only R/W = Read/Write	Addre (hex	Default (hex)	7 (MSB)	6	5	4	3	2	1	0 (LSB)
cnfg_DPLL_freq_limit (R/ W) [9:8]	42	00							Bits[9:8] of cnfg_DPLL_fre	q_limit
cnfg_interrupt_mask (R/W) [7:0]	43	00	Set to 0	Set to 0	SEC2 DIFF	SEC1 DIFF	SEC2 TTL	SEC1 TTL		
[15:8]	44	00	operating_ mode	main_ref_ failed				Set to 0		SEC3
[23:16]		00	Sync_ip_alarm							
cnfg_freq_divn (R/W) [7:0].	46	FF			divr	n_value [7:0] (divid				
[13:8]	47	3F						ide Input frequen	icy by n)	
cnfg_monitors (R/ W)	48	04		los_flag_on_ TDO	ultra_fast_ switch	ext_switch	PBO_freeze	PBO_en		
cnfg_registers_source_select (R/ W)	4B	00				DPLL1_DPLL2 _select				
cnfg_freq_lim_ph_loss	4D		freq_lim_ph_ loss							
cnfg_upper_threshold_0 (R/W)	50	06				alue (Activity alarn		-		
cnfg_lower_threshold_0 (R/W)	51	04		lower		lue (Activity alarm,			,	
cnfg_bucket_size_0 (R/W)	52	08			Bucket_size_0	_value (Activity ala	arm, Config. 0, Le	eaky Bucket - size	,	
cnfg_decay_rate_0 (R/ W)	53	01							alarm, Config. Iea	0_value (Activity 0, Leaky Bucket k rate)
cnfg_upper_threshold_1 (R/W)	54	06		uppe	r_threshold_1_v	alue (Activity alarn	n, Config. 1, Leal	ky Bucket - set th	reshold)	
cnfg_lower_threshold_1 (R/ W)	55	04		lower_		lue (Activity alarm,			1	
cnfg_bucket_size_1 (R/W)	56	08			Bucket_size_1	_value (Activity ala	arm, Config. 1, Le	eaky Bucket - size		
cnfg_decay_rate_1 (R/W)	57	01							alarm, Config.	1_value (Activity 1, Leaky Bucke k rate)
cnfg_upper_threshold_2 (R/W)	58	06		uppe	r_threshold_2_v	alue (Activity alarn	n, Config. 2, Leal	ky Bucket - set th	reshold)	
cnfg_lower_threshold_2 (R/ W)	59	04		lower	_threshold_2_va	lue (Activity alarm,	, Config. 2, Leaky	/ Bucket - reset th	nreshold)	
cnfg_bucket_size_2 (R/W)	5A	08			Bucket_size_2	value (Activity ala	arm, Config. 2, Le	eaky Bucket - size	e)	
cnfg_decay_rate_2 (R/ W)	5B	01							alarm, Config.	2_value (Activity 2, Leaky Bucket k rate)
cnfg_upper_threshold_3 (R/W)	5C	06		uppe	r_threshold_3_v	alue (Activity alarn	n, Config. 3, Leal	ky Bucket - set th	reshold)	
cnfg_lower_threshold_3 (R/ W)	5D	04		lower	_threshold_3_va	lue (Activity alarm,	Config. 3, Leaky	/ Bucket - reset th	nreshold)	
cnfg_bucket_size_3 (R/W)	5E	08			Bucket_size_3	value (Activity ala	arm, Config. 3, Le	eaky Bucket - size	?)	
cnfg_decay_rate_3 (R/W)	5F	01							alarm, Config.	3_value (Activity 3, Leaky Bucket k rate)
cnfg_output_frequency (R/ W) (Output O2)	61	06						output	t_freq_O2	
(Output O1)	62	80		output	_freq_01			,		
(MFrSync/ FrSync)	63	<i>C0</i>	MFrSync_en	FrSync_en						
cnfg_DPLL2_frequency (R/W)	64	00		i	1				DPLL2_frequen	cy
cnfg_DPLL1_frequency (R/ W)	65	01	DPLL2_meas_ DPLL1_ph	APLL2_for_ DPLL1_E1/ DS1	DPLL1_fr	eq_to_APLL2			DPLL1_frequen	су
cnfg_DPLL2_bw (R/ W)	66	00							DPLL2_	bandwidth
cnfg_DPLL1_locked_bw (R/ W)	67	10							DPLL1_lock	ed_bandwidth
cnfg_DPLL1_acq_bw (R/W)	69	11							DPLL1_acqui	sition_bandwidt
cnfg_DPLL2_damping (R/W)	6A	13		DPL	.L2_PD2_gain_a	log_8k			DPLL2_dampin	g
cnfg_DPLL1_damping (R/ W)	6B	13		DPL	.L1_PD2_gain_a	log_8k			DPLL1_dampin	g
cnfg_DPLL2_PD2_gain (R/ W)	6C	C2	DPLL2_PD2_ gain_enable	D	PLL2_PD2_gain_	_alog		Dł	PLL2_PD2_gain_c	ligital
cnfg_DPLL1_PD2_gain (R/ W)	6D	C2	DPLL1_PD2_ gain_enable	D	PLL1_PD2_gain_	_alog		Dł	PLL1_PD2_gain_c	ligital
cnfg_phase_offset (R/W) [7:0]	70	00				phase_offse	et_value [7:0]			
[15:8]	71	00				phase_offse	et_value[15:8]			
cnfg_PBO_phase_offset (R/W)	72	00					PBO_ph	ase_offset		
cnfg phase loss fine limit (R/W)	73	A2	fine limit en	noact_ph_loss	narrow_en			, A	ohase_loss_fine_l	limit



DATASHEET

ADVANCED COMMUNICATIONS Table 15 Register Map (cont...)

Data Bit Register Name Address (hex) Default (hex) RO = Read Only 7 (MSB) 6 5 з 2 0 (LSB) 4 1 R/W = Read/Write cnfg_phase_loss_coarse_limit 74 85 coarse_lim_ wide_range_ multi_ph_resp phase_loss_coarse_limit (R/W) phaseloss_en en cnfg_ip_noise_window (R/W) 76 06 ip_noise_ window_en sts_current_phase (RO) [7:0] 77 00 current_phase[7:0] [15:8] 78 00 current_phase[15:8] cnfg_phase_alarm_timeout 79 32 timeout_value (in two-second intervals) (R/W) 2k_8k_from_ DPLL2 cnfg_sync_pulses (R/ W) 7A 00 8k_invert 8k_pulse 2k_invert 2k_pulse Sync_phase_SYNC2 Sync_phase_SYNC1 cnfg_sync_phase (R/W) 7B 00 Indep_FrSync/ Sync_OC-N_ Sync_phase_SYNC3 MFrSync rates cnfg_sync_monitor (R/W) 7C 2B ph_offset_ Sync_monitor_limit ramp cnfg_interrupt (R/W) 7D 02 Interrupt Interrupt Interrupt GPO en tristate en int polarity cnfg_protection(R/W) 7E 85 protection_value


FINAL



ADVANCED COMMUNICATIONS

Register Descriptions

FINAL



DATASHEET

Address (hex): 00

Register Name	chip_id		Description	(RO) 8 least sig chip ID.	nificant bits of the	Default Value	0100 1101
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
			chip_id[7:0],	8 LSBs of Chip ID			
Bit No.	Description			Bit Value	Value Descriptio	n	
[7:0]	<i>chip_id</i> Least significant	byte of the 2-by	te device ID.	48 (hex)			

Address (hex): 01

Register Name	chip_id		Description	(RO) 8 most sig chip ID.	st significant bits of the Defau		0010 0001
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
			chip_id[15:8],	8 MSBs of Chip ID)		
Bit No.	Description			Bit Value	Value Description	ı	
[7:0]	<i>chip_id</i> Most significant k	byte of the 2-byte	e device ID.	21 (hex)			

Register Name	chip_revision		Description	(RO) Silicon rev	ision of the device.	Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
			chip_re	evision[7:0]			
Bit No.	Description			Bit Value	Value Descriptior	ı	
[7:0]	<i>chip_revision</i> Silicon revision of the	e device.		00(hex)			

ADVANCED COMMUNICATIONS

Address (hex): 03

Register Name	test_register1		Description		containing various ot normally used).	Default Value	0001 0100		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
phase_alarm	disable_180		resync_analog	Set to 0	8k Edge Polarity	Set to 0	Set to 0		
Bit No.	Description			Bit Value	Value Description				
7	<i>phase_alarm (</i> ph Instantaneous re			0 1	DPLL1 reporting DPLL1 reporting				
6	disable_180	المعالمة المعار	to the neerest	0	DPLL1 automatically determines frequency lock				
	a new reference. that it is phase lo capture range re- to frequency and into frequency loc frequency lock to	the first 2 secon If the DPLL doe ocked after this to verts to ±360°, v phase locking. I cking mode may a new reference er, this may cause to 360° when th	ds when locking to s not determine ime, then the which corresponds Forcing the DPLL reduce the time to e by up to two se an unnecessary ne new and old	1	enable. DPLL1 forced to a	always frequency	y and phase lock.		
5	Not used.			-	-				
4	<i>resync_analog</i> (a The analog outpu		e-synchronization) le a	0	Analog divider only synchronized during first 2 seconds after power-up.				
	-		nsure phase lock at ut and the output.	1	clocks divided do with equivalent fr Hence ensuring t	wn from the APL equency digital o hat 6.48 MHz ou c with the DPLL e	clocks in the DPLL utput clocks, and even though only a		
3	<i>Set to 0</i> Test Control. Lea	ve unchanged o	r set to 0.	0	-				
2		vs the system to	or the current input lock on either the put clock.	0 1	Lock to falling clo Lock to rising clo	-			
1	<i>Set to 0</i> Test Control. Lea	ve unchanged o	r set to 0.	0	-				
0	<i>Set to 0</i> Test Control. Lea	ve unchanged o	r set to 0.	0	-				

FINAL

Address (hex): 04

test_register2

Do not use. Only zero should be written to this address.

ACS8525 LC/ P

ADVANCED COMMUNICATIONS

SEMTECH

Address (hex): 05

Register Name	sts_interrupts		Description	(R/W) Bits [7:0] status register.	of the interrupt	Default Value	1111 1111
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
		status_SEC2_ DIFF	status_SEC1_ DIFF	status_SEC2_ TTL	status_SEC1_ TTL		
Bit No.	Description			Bit Value	Value Descriptio	n	
[7:6]	Not used.			-	-		
5	<i>status_SEC2_DI</i> Interrupt indicati	<i>FF</i> ng that input SEC	2 DIFF	0	Input SEC2 DIFF invalid).	has not changed	status (valid/
		d (if it was invalid ed until reset by s		1	Input SEC2 DIFF Writing 1 resets	•	tus (valid/ invalid).
4	status_SEC1_DIFF Interrupt indicating that input SEC1 DIFF has become valid (if it was invalid), or invalid (if it was valid). Latched until reset by software writing a 1 to this bit.			0 1	invalid). Input SEC1 DIFF	has not changed has changed sta the interrupt to 0	tus (valid/ invalid).
3			2 TTL has become i it was valid).	0 1	invalid).	has not changed stati	·
			ting a 1 to this bit.		Writing 1 resets		
2	valid (if it was inv	ng that input SEC valid), or invalid (i	1 TTL has become i it was valid). ting a 1 to this bit.	0 1	invalid). Input SEC1 TTL h	has not changed state has changed state the interrupt to 0	us (valid/invalid).
[1:0]	Not used.			-	-		

Address (hex): 06

Register Name	sts_interrupts		Description	(R/W) Bits [15: status register.	8] of the interrupt	Default Value	0011 1111
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
operating_ mode	DPLL1_ main_ref_failed						status_SEC3
Bit No.	Description			Bit Value	Value Description	n	
7	operating_mode			0	Operating mode	has not changed	
	Interrupt indicatin changed. Latched to this bit.	0 1	0	1	Operating mode Writing 1 resets	has changed. the interrupt to 0	



DATASHEET

FINAL



DATASHEET

ADVANCED COMMUNICATIONS

Address (hex): 06 (cont...)

Register Name	sts_interrupts		Description	(R/W) Bits [15: status register.	8] of the interrupt	Default Value	0011 1111	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
operating_ mode	DPLL1_ main_ref_failed						status_SEC3	
Bit No.	Description			Bit Value	Value Description	on		
6	DPLL1_main_ref_i Interrupt indicating failed. This interrup input cycles. This is the input to becom generated in Free- until reset by softw	g that input to th pt will be raised s much quicker ne invalid. This ir <i>run</i> or <i>Holdover</i>	after 2 missing than waiting for nput is not modes. Latched	0 1	Input to DPLL1 i Input to DPLL1 I Writing 1 resets			
[5:1]	Not used.			-	-			
0	<i>status_SEC3</i> Interrupt indicating valid (if it was inva Latched until reset	lid), or invalid (if	it was valid).	0 1	Input SEC3 has	not changed statu changed status (\ the interrupt to 0	alid/invalid).	

FINAL

Register Name	me sts_current_DPLL_frequency Des [18:16]		Description	(RO) Bits [18:16 DPLL frequency	6] of the current	Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
					Bits [18:16]	of sts_current_D	PLL_frequency
Bit No.	Description			Bit Value	Value Descripti	on	
[7:3]	Not used.			-	-		
[2:0]	When Bit 4 (DPL	<i>source_select</i>) = orted.	<i>t</i>) of Reg. 4B 0 the frequency	-	See register des sts_current_DF	scription of <i>LL_frequency</i> at F	leg. 0D.

Revision 3.01/ August 2005 © Semtech Corp.

Sy	nc_alarm_ int			
	Bit No.	Description	Bit Value	Value Description
	7	Sync_alarm_int Interrupt indicating that the selected Sync input monitor has hit its alarm limit. Latched until reset by software writing a 1 to this bit.	0 1	Input Sync alarm has not occurred. Input Sync alarm has occurred. Writing 1 resets the input to 0.
	[6:0]	Not used.	-	-

Description

Bit 4

Bit 5

Address (hex): 09

Address (hex): 08

Bit 7

Register Name sts_interrupts

Register Name	sts_operating_i	node	Description	(RO) Current operating state of the device's internal state machine.		Default Value	0000 0001
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Sync_alarm	DPLL2_Lock	DPLL1_freq_ soft_alarm	DPLL2_freq_ soft_alarm		DPLL1_operating_mode		
Bit No.	Description			Bit Value	Value Descripti	on	
7	<i>Sync_alarm</i> Reports current interrupt status of the select Sync input monitor.		of the selected	0 1		nonitor not in alar nonitor in alarm co	

Page 46

Bit 6



Bit 1

FINAL

status register.

Bit 3

(R/W) Bits [23:16] of the interrupt Default Value

Bit 2



0001 0000

Bit 0



DATASHEET

ADVANCED COMMUNICATIONS

Address (hex): 09 (cont...)

Register Name	sts_operating_n	node	Description	(RO) Current op the device's int machine.	perating state of ernal state	Default Value	0000 0001
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Sync_alarm	DPLL2_Lock	DPLL1_freq_ soft_alarm	DPLL2_freq_ soft_alarm		DF	PLL1_operating_n	node
Bit No.	Description			Bit Value	Value Descriptio	n	
6	does not have thas it does not succan only report if The bit indicates monitoring the D potentially come loss indicators at that enable then phase loss detect coarse phase loss input enabled by the DPLL being a frequency limits For the DPLL2 los bit will latch an i coarse phase los indication of pha in that phase los 6 = 0). For this bit to giv DPLL2 locked st detector should Reg. 74 Bit 7 = 0 read (Reg. 09 Bit detector should Reg. 74 Bit 7 = 0 read (Reg. 09 Bit detector should Reg. 74 Bit 7 = 0 coarse phase los at any time any of coarse phase los slips) then this in lock bit (Reg. 09 indicating that a requirement that disable/ re-enab	the same state may port all the feat ts state as locked that the DPLL2 is oppl12 phase loss of from four source re enabled by the n for the DPLL1, is ctor enabled by F ss detector enabled s indication from y Reg. 73 Bit 6 ar at its minimum of enabled by Reg. ock indicator (at F ndication of phas ck detector such ase lost (or not lock st or not locked st ye a correct curre ate, then the coal be temporarily di 0), then the DPLL1 t 6), then the coal be re-enabled ag 1). rect indication and e loss detector er cycle slips occur ss detector (whic nformation is late Bit 6) will go low problem has occut t the coarse phas	is locked by is indicators, which es. The four phase e same registers as follows: the fine Reg. 73 Bit 7, the led by Reg. 74 Bit no activity on the nd phase loss from r maximum 4D Bit 7. Reg. 09 Bit 6) the se lost from the that when an cked) is set it stays rate (so Reg. 09 Bit ent reading of the arse phase loss isabled (set 2 locked bit can be arse phase loss jain (set r (Reg. 09 Bit 6=1), nd no change to hable is required. If that trigger the h monitors cycle ched so that the r and stay low, curred. It is then a se loss detector's erformed during a	0	DPLL2 not phase DPLL2 phase loc		

FINAL



DATASHEET

ADVANCED COMMUNICATIONS

Address (hex): 09 (cont...)

Register Name	sts_operating_mode		Description	(RO) Current or the device's int machine.	0000 0001			
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Sync_alarm	DPLL2_Lock DPLL1_freq_ DPLL2_freq_ DPLL1_operating_it soft_alarm soft_alarm DPLL1_operating_it					PLL1_operating_n	node	
Bit No.	Description			Bit Value	Value Descripti	on		
5	<i>DPLL1_freq_sof</i> DPLL1 has a pro	it_alarm ogrammable frequ	uency limit and	0	DPLL1 tracking its reference within the limits of t programmed "soft" alarm.			
	to which it will tr "soft" limit is the tracking a refere		n alarm. This bit	1	DPLL1 tracking its reference beyond the limits of the programmed "soft" alarm.			
4	"soft" alarm limi to which it will tr "soft" limit is the tracking a refere	ogrammable frequency	limit is the extent before limiting. The hich the DPLL h alarm. This bit	0	DPLL2 tracking its reference within the limits of the programmed "soft" alarm. DPLL2 tracking its reference beyond the limits of the programmed "soft" alarm.			
3	Not used.			-	-			
[2:0]			ate of the internal PLL1.	000 001 010 011 100 101 110 111	Not used. Free Run. Holdover. Not used. Locked. Pre-locked2. Pre-locked. Phase Lost.			

FINAL

ADVANCED COMMUNICATIONS

Address (hex): 0A

Register Name	sts_priority_table		Description	(RO) Bits [7:0] o priority table.	f the validated	Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	Highest priority val	idated source			Currently s	selected source	
Bit No.	Description			Bit Value	Value Descript	ion	
[7:4]	Highest priority valid Reports the input ch priority validated so	nannel numbe	r of the highest	0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 to 1111	Input SEC2 TTL Input SEC1 DIF Input SEC2 DIF Not used. Not used.	e available. . is the highest pric . is the highest pric F is the highest pr F is the highest pr he highest priority	ority valid source. iority valid source. iority valid source.
[3:0]	<i>Currently selected s</i> Reports the input ch selected source. Wh is not necessarily th validated source.	nannel numbe nen in Non-rev	ertive mode, this	0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010-1111	Input SEC2 TTL Input SEC1 DIF Input SEC2 DIF Not used. Not used.	ently selected. - is the currently se - is the currently se F is the currently s F is the currently s he currently select	elected source. selected source. selected source.

FINAL

ACS8525 LC/ P

ADVANCED COMMUNICATIONS

Address (hex): 0B

Register Name	sts_priority_table		Description	(RO) Bits [15:8] priority table.	of the validated	Default Value	0000 0000		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
	3 rd highest priority	validated sourc	e		2 nd highest prior	rity validated sour	се		
Bit No.	Description			Bit Value	Value Description	on			
[7:4]	3 rd highest priority			0000	Less than 3 valid sources available.				
	Reports the input c	hannel number	r of the 3 rd highest	0001	Not used.				
	priority validated se	ource.		0010	Not used.				
				0011	Input SEC1 TTL is the 3 rd highest priority valid source.				
				0100		is the 3 rd highest	priority valid		
				0101		F is the 3 rd highes	t priority valid		
				0110	Input SEC2 DIFI	F is the 3 rd highes	t priority valid		
				0111	source.				
				0111	Not used.				
				1000 1001	Not used.	ne 3 rd highest pric			
				1010-1111	Not used.	ie 3 * nignest pric	inty valid source.		
[3:0]	2 nd highest priority			0000		id sources availab	le.		
	Reports the input of		r of the 2 nd	0001	Not used.				
	highest priority vali	dated source.		0010	Not used.				
				0011	Input SEC1 TTL source.	is the 2 nd highest	priority valid		
				0100		is the 2 nd highest	priority valid		
				0101		F is the 2 nd highes	st priority valid		
				0110		F is the 2 nd highes	st priority valid		
				0111	Not used.				
				1000	Not used.				
				1000		ne 2 nd highest prio	prity valid source		
				1010-1111	Not used.		,		

FINAL

ACS8525 LC/ P

ACS8525 LC/ P

DATASHEET

ADVANCED COMMUNICATIONS

Address (hex): 0C

Register Name	sts_current_DPLI [7:0]	L_frequency	Description	(RO) Bits [7:0] of frequency.	of the current DPLL	Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
			Bits [7:0] of sts_cu	rrent_DPLL_frequ	iency		
Bit No.	Description			Bit Value	Value Description		
[7:0]	Bits [7:0] of sts_current_DPLL_frequency * When Bit 4 (DPLL1_DPLL2_select) of Reg. 4B (cnfg_registers_source_select) = 0 the frequency for DPLL1 is reported. When this Bit 4 = 1 the frequency for DPLL2 is reported.			-	See register descr sts_current_DPLL	•	Reg. 0D.

FINAL

Register Name	sts_current_DPL [15:8]	L_frequency	Description	(RO) Bits [15:8] of the current DPLL frequency.		Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
		Bit	s [15:8] of <i>sts_c</i> ι	urrent_DPLL_freq	uency		
Bit No.	Description			Bit Value	Value Descripti	on	
[7:0]	The value in this in Reg. 0C and R frequency offset * When Bit 4 (DP (cnfg_registers_s for DPLL1 is repo	LL1_DPLL2_selec source_select) = 0	ed with the value nt the current ct) of Reg. 4B) the frequency	-	respect to the c in Reg. 07, Reg concatenated. signed integer. 0.0003068 dec with respect to crystal calibration cnfg_nominal_f value is actually can be viewed a rate of change in Bit 3 of Reg. 3E	rystal oscillator fre . 0D and Reg. 0C i This value is a 2's The value multiplic will give the value the XO frequency, on that has been p frequency, Reg. 3C i the DPLL integra as an average free s related to the D	complement ed by e in ppm offset allowing for any performed, via C and 3D. The I path value so it uency, where the PLL bandwidth. If value will freeze if

ADVANCED COMMUNICATIONS

Address (hex): 0E

Register Name	sts_sources_valid		Description	(RO) 8 least significant bits of the sts_sources_valid register.		Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
		SEC2 DIFF	SEC1 DIFF	SEC2 TTL	SEC1 TTL		
Bit No.	Description			Bit Value	Value Descriptio	n	
[7:6]	Not used.			-	-		
5	<i>SEC2 DIFF</i> Bit indicating if S if it has no outst		d. The input is valid	0 1	Input SEC2 DIFF Input SEC2 DIFF		
4	<i>SEC1 DIFF</i> Bit indicating if S if it has no outst		d. The input is valid	0 1	Input SEC1 DIFF Input SEC1 DIFF		
3	<i>SEC2 TTL</i> Bit indicating if S it has no outstar		The input is valid if	0 1	Input SEC2 TTL is Input SEC2 TTL is		
2	<i>SEC1 TTL</i> Bit indicating if S it has no outstar		The input is valid if	0 1	Input SEC1 TTL is Input SEC1 TTL is		
[1:0]	Not used.			-	-		

FINAL

Address (hex): 0F

Register Name	sts_sources_valid		Description	(RO) 8 most sig sts_sources_va	nificant bits of the llid register.	Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
							SEC3
Bit No.	Description			Bit Value	Value Descriptio	n	
[7:1]	Not used.			-	-		
0	<i>SEC3</i> Bit indicating if SEC3 has no outstanding a		e input is valid if it	0 1	Input SEC3 is inv Input SEC3 is val		

ACS8525 LC/ P



DATASHEET

ADVANCED COMMUNICATIONS

Address (hex): 11

Register Name	sts_reference_sources SEC1 & SEC2 TTL		Description	(RO except for test when R/W) Reports any alarms active on inputs.		Default Value	0010 0010
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
		Reg. 11: Statu	s of SEC2 TTL Input			Reg. 11: Status	of SEC1 TTL Input
		Reg. 12: Statu Input	s of SEC2 DIFF			Reg. 12: Status Input	of SEC1 DIFF
				1		Reg. 14: Status	of SEC3 Input
Bit No.	Description			Bit Value	Value Descripti	on	
[7:6] & [3:2]	Not Used			-	-		
5 & 1	<i>Input Activity Alarm</i> Alarm indication from the activity monitors.		/ monitors.	0 1	No alarm. Input has an ac	tive "no activity" a	ılarm.
4 & 0	Phase Lock Alarr If the DPLL canno onto the current alarm will be rais	ot indicate that i source within 10	it is phase locked 00 seconds this	0 1	No alarm. Phase lock alar	m.	

FINAL

Address (hex): 12	As Reg. 11, but for sts_reference_sources, Inputs:	SEC1 & SEC2 DIFF
Address (hex): 14	As Reg. 11, but for sts_reference_sources, Input:	SEC3

Register Name	cnfg_ref_selection_priority SEC1 & SEC2 TTL		Description	(R/W) Configures the relative priority of input sources SEC1 TTL and SEC2 TTL.		Default Value	0011 0010
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	programmed_p	oriority_SEC2 T	1		programmed_p	riority_SEC1 TTL	
Bit No.	Description			Bit Value	Value Descriptio	n	
[7:4]		epresents the r The smaller the disables the in ity of this input	elative priority of number, the higher put. is set to >0, the	0000 0001-1111	Input SEC2 TTL t Input SEC2 TTL p		itomatic selection.



DATASHEET

ADVANCED COMMUNICATIONS

Address (hex): 19 (cont...)

Register Name	cnfg_ref_selection_priority SEC1 & SEC2 TTL		Description	(R/W) Configures the relative priority of input sources SEC1 TTL and SEC2 TTL.		Default Value	0011 0010
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	programmed_p	oriority_SEC2 TI	1		programmed_p	oriority_SEC1 TTL	
Bit No.	Description			Bit Value	Value Descriptio	n	
[3:0]		epresents the r The smaller the disables the in ity of this input	elative priority of number, the higher out. is set to >0, the	0000 0001-1111	Input SEC1 TTL t Input SEC1 TTL p		utomatic selection.

FINAL

Register Name	cnfg_ref_selection_priority Description SEC1 & SEC2 DIFF			(R/W) Configures the relative Default Value 0000 00 priority of input sources SEC1 DIFF and SEC2 DIFF.					
Bit 7	Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1								
	programmed_pr	riority_SEC2 DIF	F	programmed_priority_SEC1 DIFF					
Bit No.	Description			Bit Value	Value Description				
[7:4]	programmed_priority_SEC2 DIFF This 4-bit value represents the relative priority of input SEC2 DIFF. The smaller the number, the higher the priority; zero disables the input. * When the priority of this input is set to >0, the priority of SEC2 TTL is set to 0 (disabled).			0000 0001-1111	Input SEC2 DIFF unavailable for automatic selection. 1 Input SEC2 DIFF priority value.				
[3:0]	programmed_priority_SEC1 DIFF This 4-bit value represents the relative priority of input SEC1 DIFF. The smaller the number, the higher the priority; zero disables the input. * When the priority of this input is set to >0, the priority of SEC1 TTL is set to 0 (disabled).			0000 0001-1111	selection.	∓ unavailable for a ∓ priority value.	automatic		

ADVANCED COMMUNICATIONS

Address (hex): 1C

Register Name	cnfg_ref_selectic SEC3	on_priority	Description	(R/W) Configures the relative priority of input source SEC3.		Default Value	0000 0100
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
					programme	ed_priority_SEC3	
Bit No.	Description			Bit Value	Value Descript	lion	
[7:4]	Not used.			-	-		
[3:0]	<i>cnfg_ref_selectic</i> This 4-bit value r input SEC3. The priority; zero disa	epresents the r smaller the nur	elative priority of ber, the higher the	0000 0001-1111	Input SEC3 un Input SEC3 pri	available for autom ority value.	natic selection.

FINAL

Address (hex): 22

Register Name	cnfg_ref_source_frequency Description <input/> For Reg. 22, <input/> = SEC1 TTL			(R/W) Configuration of the Default Value SEC1 frequency and input monitoring 0000 for input <input/> .					
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
divn_ <input/>	lock8k_ <input/>	Bucket_	id_ <input/>	reference_source_frequency_ <input/>					
Bit No.	Description			Bit Value	Value Description	on			
7	<i>divn_<input/></i> This bit selects whether or not input SEC1 TTL is divided in the programmable pre-divider prior to being input to the DPLL and frequency monitor- see Reg. 46 and Reg. 47 (<i>cnfg_freq_divn</i>).			0 1	Input <input/> fed directly to DPLL and monitor. Input <input/> fed to DPLL and monitor via pre- divider.				
6	divided in the pres to the DPLL. This r reference after it h				Input <input/> fed directly to DPLL. Input <input/> fed to DPLL via preset pre-divid				
[5:4]	Bucket_id_ <input/> Every input has its own Leaky Bucket used for activity monitoring. There are four possible configurations for each Leaky Bucket- see Reg. 50 to Reg. 5F. This 2-bit field selects the configuration used for input <input/> .			00 01 10 11	Configuration 0. Input <input/> activity monitor uses Leak Configuration 1.		es Leaky Bucket es Leaky Bucket		

ACS8525 LC/ P



DATASHEET

ADVANCED COMMUNICATIONS

Address (hex): 22 (cont...)

Register Name	<input/>			(R/ W) Configura frequency and for input <input< th=""><th colspan="4">nd input monitoring 0000</th></input<>	nd input monitoring 0000			
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
divn_ <input/>	lock8k_ <input/> Bucket_id_ <input/>				reference_source	_frequency_ <inpl< td=""><td>ıt></td></inpl<>	ıt>	
Bit No.	Description			Bit Value	Value Description	on		
[3:0]	reference_source	e_frequency_ <ir< td=""><td>nput></td><td>0000</td><td>8 kHz.</td><td></td><td></td></ir<>	nput>	0000	8 kHz.			
	Programs the free			0001		z (dependant on E	Bit 2 (<i>ip_sonsdhb</i>)	
			set, then this value		in Reg. 34).			
	should be set to (0000 (8 kHz).		0010	6.48 MHz.			
				0011	19.44 MHz.			
				0100 0101	25.92 MHz. 38.88 MHz.			
				0101	51.84 MHz.			
				0110	77.76 MHz.			
				1000	155.52 MHz.			
				1000	2 kHz.			
				1010	4 kHz.			
				1011-1111	Not used.			

FINAL

Address (hex): 23	Use description for Reg. 22, but use <input/> =	SEC2 TTL	Default = 0000 0000
Address (hex): 24	Use description for Reg. 22, but use <input/> =	SEC1 DIFF	Default = 0000 0011
Address (hex): 25	Use description for Reg. 22, but use <input/> =	SEC2 DIFF	Default = 0000 0011
Address (hex): 28	Use description for Reg. 22, but use <input/> =	SEC3	Default = 0000 0011

Register Name	cnfg_operating_mode		Description	(R/W) Register of DPLL1 contro machine.	to force the state olling state	Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
					DI	PLL1_operating_r	node
Bit No.	Description			Bit Value	Value Descriptio	n	
[7:3]	Not used.			-	-		



DATASHEET

ADVANCED COMMUNICATIONS

Address (hex): 32 (cont...)

Register Name				(R/W) Register to force the state Default Value 0000 000 of DPLL1 controlling state machine.				
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
					DPLL1_operating_mode			
Bit No.	Description			Bit Value	Value Descriptio	n		
[2:0]	DPLL1_operating_	mode		000	Automatic (interr	nal state machine	e controlled).	
	This field is used to	o control the s	tate of the internal	001	Free Run.			
	finite state machin	e controlling l	DPLL1. A value of	010	Holdover.			
	zero is used to allo			011	Not used.			
	control itself. Any o			100	Locked.			
	machine to jump i			101	Pre-locked2.			
	taken when forcing	0		110	Pre-locked.			
	forced, the interna	0		111	Phase Lost.			
	affect the internal state machine, the							
	user is responsible		•					
	functions required	to achieve the	e desired					
	functionality.							

FINAL

Register Name	force_select_refe	erence_source	Description	(R/W) Register used to force the Default Value 0000 1111 selection of a particular SEC for DPLL1.					
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
				forced_select_SEC_input					
Bit No.	Description			Bit Value	Value Description				
[7:4]	Not used.			-	-				
[3:0]	DPLL1. Value of automatic control using this mecha functions assum the device is not progress to state input fails, the de Holdover, as it is source. The effect the priority of the ensure selection reference under	EC_input ng the SEC to be so 0 hex will leave the ol mechanism with anism will bypass a ing the selected in in state "Locked" a locked in the usu evice will not chan not allowed to dis of this register is a selected input to of the programma all circumstances ad (Reg. 34 bit 0 s	e selection to the in the device. all the monitoring put to be valid. If then it will val manner. If the ge state to squalify the s simply to raise "1" (highest). To ed input , revertive mode	0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010-1111	Automatic state r Not used. DPLL1 forced to s DPLL1 forced to s DPLL1 forced to s DPLL1 forced to s Not used. Not used. DPLL1 forced to s Not used.	select input SEC select input SEC select input SEC select input SEC	1 TTL. 2 TTL. 1 DIFF. 2 DIFF.		

ADVANCED COMMUNICATIONS

Address (hex): 34

Register Name	cnfg_input_mode	9	Description	(R/W) Register input modes of	controlling various the device.	Default Value	1100 1010*	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
auto_extsync_ en	phalarm_time- out	XO_edge		extsync_en	ip_sonsdhb		reversion_mode	
Bit No.	Description			Bit Value	Value Description			
7	auto_extsync_en Bit to automatica input following a	lly disable the ext	ernal Frame Sync	0 1	extsync_en.	Sync enabled if <i>ex</i> After this it is onl	abled according to <i>dsync_en</i> = 1 until ly re-enabled by	
6	<i>phalarm_timeout</i> Bit to enable the automatic timeout facility on phase alarms. When enabled, any source with a phase alarm set will have its phase alarm cancelled after 128 seconds.			0 1	Phase alarms on sources only cancelled by software. Phase alarms on sources automatically time out.			
5	XO_edge If the 12.800 MHz oscillator module connected to REFCLK has one edge faster than the other, then for jitter performance reasons, the faster edge should be selected. This bit allows either the rising edge or the falling edge to be selected.			0 1	Device uses the rising edge of the external oscillator. Device uses the falling edge of the external oscillator.			
4	Not used.			-	-			
3	reference Sync p Even though this	ther or not DPLL1 ulse on the <i>SYNC</i> bit may enable th be disabled acco	1/2/3 input pins. ne external Sync	0 1	No External Frame Sync signal on selected Sync input- <i>SYNC1/2/3</i> pins ignored. External Sync derived from selected Sync input- <i>SYNC1/2/3</i> pin- according to <i>auto_extsync_en</i> .			
2	SONET or SDH de selections of 000 cnfg_ref_source_ input frequency i	_ <i>frequency</i> registers s either 1544 kHz ue of this bit is take	s only to ers when the z or 2048 kHz.	0 1	SDH- inputs set t SONET- inputs se 1544 kHz.		d to be 2048 kHz. ted to be	
1	Not used.			-	-			
0	Not used. reversion_mode Bit to select Revertive/ Non-revertive mode. When in Non-revertive mode, the device will not automatically switch to a higher priority source, unless the current source fails. When in Revertive mode the device will always select the highest priority source.			0 1	Non-revertive mode.	ode.		

FINAL

ACS8525 LC/ P

ADVANCED COMMUNICATIONS

Address (hex): 35

Register Name cnfg_DPLL2_path		h	Description		(R/W) Register to configure the feedback mode of DPLL2.		1010 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	DPLL2_dig_ feedback						
Bit No.	Description			Bit Value	Value Description	on	
7	Not used.			-	-		
6	DPLL2_dig_feed		e for DPLL2.	0 1		g feedback mode. feedback mode.	
[5:0]	Not used.			-	-		

FINAL

Address (hex): 36

Register Name	cnfg_differential	_inputs	Description	() U	es the differential CL or LVDS type	Default Value	0000 0011
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
						SEC2_DIFF_ PECL	SEC1_DIFF_ PECL
Bit No.	Description			Bit Value	Value Descriptio	n	
[7:2]	Not used.			-	-		
1	SEC2_DIFF_PEC Configures the S with either 3 V L	EC2 DIFF input	to be compatible electrical levels.	0 1		LVDS compatible PECL compatible	
0	0	EC1 DIFF input	to be compatible electrical levels.	0 1		LVDS compatible PECL compatible	

ADVANCED COMMUNICATIONS

Address (hex): 38

Register Name	cnfg_dig_outpu	ts_sonsdh	Description	Configures <i>Digital1</i> and <i>Digital2</i> Default Value 0000 01 output frequencies to be SONET or SDH compatible frequencies.				
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
	dig2_sonsdh	dig1_sonsdh						
Bit No.	Description			Bit Value	Value Description	1		
7	Not used.			-	-			
6		the frequencies g		1 0	12,352 kHz.		44/3,088/6,176/ 48/4,096/8,192/	
	SDH. * Default value o at power-up.	of this bit is set by t	the SONSDHB pin		16,384 kHz.			
5	<i>dig1_sonsdh</i> Selects whether	the frequencies g	enerated by the	1	<i>Digital1</i> can be so 12,352 kHz.	elected from 1,5	44/3,088/6,176/	
	<i>Digital1</i> frequer SDH.	of this bit is set by t	ONET derived or	0	<i>Digital1</i> can be se 16,384 kHz.	elected from 2,0	48/4,096/8,192/	
[4:0]	Not used.			-	-			

FINAL

Address (hex): 39

Register Name	cnfg_digtial_frequ	uencies	Description	(R/W) Configure frequencies of	es the actual <i>Digital1 & Digital2.</i>	Default Value	0000 1000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 0	
digital2_frequency digital1_frequency							
Bit No.	Description			Bit Value	Value Descriptio	'n	
[7:6]	digital2_frequenc	<i>y</i>		00	Digital2 set to 1	544 kHz or 2,04	8 kHz.
	Configures the fre	equency of Digita	al2. Whether this is	01	Digital2 set to 3	088 kHz or 4,09	6 kHz.
	SONET or SDH ba	sed is configure	ed by Bit 6	10	Digital2 set to 6	176 kHz or 8,19	2 kHz.
	(<i>dig2_sonsdh</i>) of	Reg. 38.		11	Digital2 set to 12	2,353 kHz or 16,	384 kHz.
[5:4]	digital1_frequenc	<i>y</i>		00	Digital1 set to 1	544 kHz or 2,04	8 kHz.
	Configures the fre	equency of Digita	al1. Whether this is	01	Digital1 set to 3,088 kHz or 4,096 kHz.		
	SONET or SDH ba	sed is configure	ed by Bit 5	10	Digital1 set to 6,176 kHz or 8,192 kHz.		
	(<i>dig1_sonsdh</i>) of	Reg. 38.		11	Digital1 set to 12	2,353 kHz or 16,	384 kHz.
[3:0]	Not used.						

ACS8525 LC/ P

ACS8525 LC/ P

DATASHEET

ADVANCED COMMUNICATIONS

Address (hex): 3A

Register Name	cnfg_differential	_output	Description	compatibility of	es the electrical the differential be 3 V PECL or	Default Value	1100 0010
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
						Output O1	_LVDS_PECL
Bit No.	Description			Bit Value	Value Description	on	
[7:2]	Not used.			-	-		
[1:0]	Output O1_LVDS	S PECL		00	Output O1 disat	oled.	
	• –	_	atibility of Output O1	01		ECL compatible.	
	between 3 V PECL and 3 V LVDS.		S.	10	Output O1 3 V L	VDS compatible.	
				11	Not used.	-	

FINAL

Register Name	cnfg_auto_bw_sel		Description	(R/W) Register to automatic BW se path.	o select election for DPLL1	Default Value	1001 1000
Bit 7	Bit 6	Bit 5	: 5 Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
auto_BW_sel				DPLL1_lim_int			
Bit No.	Description			Bit Value	Value Descriptio	n	
7	<i>auto_BW_sel</i> Bit to select locked b	,	• /	1	Automatically sel bandwidth as ap	propriate.	
10 41	acquisition bandwid	(Reg. 69) 10) DPLLI.	U	Always selects lo	cked bandwidth.	
[6:4]	Not used.			-	-		
3	DPLL1_lim_int			1	DPLL value froze	n.	
	When set to 1 the integral path value of DPLL1 is limited or frozen when DPLL1 reaches either min. or max. frequency. This can be used to minimise subsequent overshoot when the DPLL is pulling in. Note that when this happens, the reported frequency value, via <i>current_DPLL_freq</i> (Reg. 0C, 0D and 07) is also frozen.			0	DPLL not frozen.		
[2:0]	Not used.			-	-		



DATASHEET

ADVANCED COMMUNICATIONS

Address (hex): 3C

Register Name	me cnfg_nominal_frequency [7:0]		Description	(R/W) Bits [7:0 used to calibra oscillator used device.		Default Value	1001 1001
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
			cnfg_nominal_i	frequency_value[7	:0]		
Bit No.	Description			Bit Value	Value Descript	tion	
[7:0]	cnfg_nominal_fre	equency_value[7:0].	-	•	escription of Reg. 3 [_frequency_value[

FINAL

Register Name	cnfg_nominal_fre [15:8]	эquency	Description	(R/W) Bits [15: used to calibra oscillator used device.		Default Value	1001 1001
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
			cnfg_nominal_fre	equency_value[15	5:8]		
Bit No.	Description			Bit Value	Value Description	on	
[7:0]	offset the frequer +514 ppm and – represents 0 ppm This value is an u	sed in conjunction requency_value[7 ncy of the crystal 771 ppm. The de n offset from 12.8 unsigned integer. . 3C/3D is used w ncy value used in the value program ed in the L_frequency (Reg e value program	n with Reg. 3C 7:0].) to be able to oscillator by up to afault value 800 MHz. within the DPLL to the DPLL only. nmed will affect g. 07/0D/0C). Ilt		oscillator freque Reg. 3D need to unsigned intege 0.0196229 dec calculate the ab	ram the ppm offse ency, the value in F o be concatenated er. The value multip c will give the value osolute value, the o ds to be subtracted	Reg. 3C and . This value is an olied by e in ppm. To default 39321



DATASHEET


ADVANCED COMMUNICATIONS

Address (hex): 41

Register Name	cnfg_DPLL_freq_ [7:0]	limit	Description	(R/W) Bits [7:0] of the DPLL Default Value frequency limit register.			0111 0110	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
			Bits[7:0] of cnf	g_DPLL_freq_limi	it			
Bit No.	Description			Bit Value	Value Descrip	tion		
[7:0]	to which either the source before lim range of the DPLI determined by the when compared to oscillator clocking calibrated using of and 3D, then this into account. The	nes the extent of the DPLL1 or DPL titing-i.e. it reprises the e frequency offset of the offset of the g the device. If the confg_nominal_f is calibration is a e DPLL frequence when compare	of frequency offset L2 will track a esents the pull-in i the device is set of the DPLL the external crystal he oscillator is <i>requency</i> Reg. 3C utomatically taken		Bits [1:0] of Re to be concater and represent	culate the frequence eg. 42 and Bits [7:0 nated. This value is s limit <i>both</i> positive e multiplied by 0.07] of Reg. 41 need a unsigned intege and negative in	

FINAL

Register Name	cnfg_DPLL_freq_li [9:8]	mit	Description		W) Bits [9:8] of the DPLL quency limit register.		0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
						Bits [9:8] of cni	fg_DPLL_freq_limit
Bit No.	Description			Bit Value	Value Description	on	
[7:2]	Not used.			-	-		
[1:0]	Bits [9:8] of cnfg_l	DPLL_freq_limit.		-	See Reg. 41 (cr	nfg_DPLL_freq_lin	nit) for details.



		SEC2 DIFF	SEC1 DIFF	SEC2 TTL	SEC1 TTL	Set to 0	Set to 0		
Bit No.	Description			Bit Value	Value Description	Value Description			
[7:6]	Not used.			-	-				
5	SEC2 DIFF			0	Input SEC2 DIF	- cannot genera	ate interrupts.		
	Mask bit for inpu	ut SEC2 DIFF int	errupt.	1	Input SEC2 DIF	can generate	interrupts.		
4	SEC1 DIFF			0	Input SEC1 DIF	- cannot genera	ate interrupts.		
	Mask bit for inpu	ut SEC1 DIFF int	errupt.	1	Input SEC1 DIF	can generate	interrupts.		
3	SEC2 TTL			0	Input SEC2 TTL	cannot generat	te interrupts.		
	Mask bit for inpu	ut SEC2 TTL inte	rrupt.	1	Input SEC2 TTL	can generate ir	nterrupts.		
2	SEC1 TTL			0	Input SEC1 TTL	cannot generat	te interrupts.		
	Mask bit for inpu	ut SEC1 TTL inte	rrupt.	1	Input SEC1 TTL	can generate ir	nterrupts.		
[1:0]	Set to 0.			0	Set to 0.				

Address (hex): 44

Register Name	cnfg_interrupt_m [15:8]	ask	Description (R/W) Bits [15:8] of the interrupt mask register.			Default Value	0000 0000	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2 Bit 1 Bit			
operating_ mode	main_ref_failed				Set to 0		SEC3	
Bit No.	Description			Bit Value	Value Description			
7	operating_mode			0	Operating mode	cannot generate	interrupts.	
	Mask bit for operation	a <i>ting_mode</i> inter	rupt.	1	Operating mode can generate interrupts.			
6	main ref failed			0	Main reference failure cannot generate interrupt			
	Mask bit for main	_ref_failed inter	upt.	1	Main reference failure can generate interrupts.			
[5:3]	Not used.			-	-			
2	Set to 0.			0	Set to 0.			
1	Not used.			-	-			
0	SEC3			0	Input SEC3 cannot generate interrupts.			
	Mask bit for input	SEC3 interrupt.		1	Input SEC3 can	generate interrup	ts.	

ACS8525 LC/ P

Default Value

Bit 1

DATASHEET

0000 0000

Bit 0

FINAL

(R/W) Bits [7:0] of the interrupt

Bit 2

mask register.

Bit 3

Description

Bit 4

Bit 5



[7:0]

cnfg_interrupt_mask

Bit 6

Address (hex): 43

Register Name

Bit 7



ADVANCED COMMUNICATIONS

FINAL

Address (hex): 45

Register Name	cnfg_interrupt_mask [23:16]		Description	(R/W) Bits [23:16] of the interrupt mask register.		Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Sync_ip_alarm							
Bit No.	Description			Bit Value	Value Descriptio	n	
7	<i>Sync_ip_alarm</i> Mask bit for <i>Sync_ip_a</i>	a <i>larm</i> interrup	t.	0 1	The external Syn The external Syn		enerate interrupts. rate interrupts.
[6:0]	Not used.			-	-		

Address (hex): 46

Register Name	cnfg_freq_divn [7:0].		Description] of the division s using the DivN	Default Value	1111 1111
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
		div	<i>/n_value [7:0]</i> (div	ride Input frequenc	cy by n)		
Bit No.	Description			Bit Value	Value Descripti	on	
[7:0]	divn_value[7:0].			-	See Reg. 47 (<i>cr</i>	nfg_freq_divn {13:	<i>8]</i>) for details.

Register Name	cnfg_freq_divn [13:8]		Description		8] of the division s using the DivN	Default Value	0011 1111
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
			div	<i>rn_value [13:8]</i> (div	vide input frequenc	sy by n)	
Bit No.	Description			Bit Value	Value Description	on	
[7:6]	Not used.			-	-		



DATASHEET

ADVANCED COMMUNICATIONS

Address (hex): 47 (cont...)

Register Name	cnfg_freq_divn [13:8]		Description		(R/ W) Bits [13:8] of the division factor for inputs using the DivN feature.		0011 1111
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
			div	<i>n_value [13:8]</i> (div	vide input frequenc	cy by n)	
Bit No.	Description			Bit Value	Value Description	on	
[5:0]	divn_value[13:8] This register, in co (cnfg_freq_divn) r which to divide in The DivN feature is maximum of 100 value that should hex (12499 dec). result in unreliabl	onjunction with F represents the in puts that use the supports input fr MHz; therefore, be written to this Use of higher Di	teger value by bivN pre-divider equencies up to the maximum s register is 30D2	a		ency will be divide s 1. i.e. to divide b	

FINAL

Register Name	cnfg_monitors		Description	(R/W) Configura controlling seve monitoring and	0	Default Value	0000 0100*
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	los_flag_on_ TDO	ultra_fast_ switch	ext_switch	PBO_freeze	PBO_en		
Bit No.	Description			Bit Value	Value Descriptio	on	
7	Not used.			-	-		
6	from DPLL1 is fla this will not strict standard for the enabled the TDC	ther the <i>main_rel</i> agged on the TDO	pin. If enabled IEEE 1149.1 JTAG OO pin. When imic the state of	0 1	TDO pin used to main_ref_fail int	DO complies with indicate the state errupt status. Thi are indication of a	e of the s allows a system
5	mode, the device			0 1	Bucket or freque	ency monitors. ed source disqual	qualified by Leaky



DATASHEET

ADVANCED COMMUNICATIONS

Address (hex): 48 (cont...)

Register Name	cnfg_monitors		Description	(R/W) Configur controlling seve monitoring and		Default Value	0000 0100*
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	los_flag_on_ TDO	ultra_fast_ switch	ext_switch	PBO_freeze	PBO_en		
Bit No.	Description			Bit Value	Value Description	n	
4	external switchir to lock to a pair priority of input S SRCSW pin is <i>Hi</i> to input SEC1 TT on that input. If <i>H</i> SEC1 TTL is zero input SEC1 DIFF of input SEC2 TT SRCSW pin is <i>Lo</i> to input SEC2 TT on that input. If <i>H</i> SEC2 TTL is zero input SEC2 DIFF * The default va	of sources. If the SEC1 TTL is non-ze igh, the device will IL regardless of the the programmed o, then it will be for instead. If the pro IL is non-zero, the ow, the device will IL regardless of the the programmed o, then it will be for	ice is only allowed programmed ero, then when the I be forced to lock he signal present priority of input orced to lock to ogrammed priority en when the be forced to lock he signal present priority of input orced to lock to ependent on the	0 1	Normal operation mode. External source switching mode enabled. Operati mode of the device is always forced to be "locked when in this mode.		
	operation. If Pha there have been input-output pha unknown. If Pha then it can be fro input-output pha further Phase Bu disabling Phase in the output, as degrees.	some source swi ase relationship o se Build-out is no ozen. This will ma ase relationship, b uild-out events to	been enabled and itches, then the f DPLL1 is longer required, intain the current but not allow take place. Simply ause a phase shift	0 1	events will occur	frozen, no further	r Phase Build-out
2	switching. When triggered every t	ime DPLL1 select	Build-out event is	0 1	degrees phase.	not enabled. DPL enabled on sourc	
1	Not used.			-	-		

FINAL

ADVANCED COMMUNICATIONS

Address (hex): 4B

Register Name	cnfg_registers_s	ource_select	Description	(R/W) Register source of many	to select the of the registers.	Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
			DPLL1_DPLL2_ select				
Bit No.	Description			Bit Value	Value Description	on	
[7:5]	Not used.			-	-		
4	DPLL1_DPLL2_s	elect		0	DPLL1 registers	selected.	
	Bit to select betw associated with I registers.	veen many of the	•	1	DPLL2 registers		
[3:0]	Not used.			-	-		

FINAL

Address (hex): 4D

Register Name	cnfg_freq_lim_p	h_loss	Description	(R/W) Register phase lost indic hits its hard fre	cation when DPLL	Default Value	1000 1110
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
freq_lim_ph_ loss							
Bit No.	Description			Bit Value	Value Description	ิวท	
7	freg lim ph los	5		0	Phase lost/lock	ed determined no	rmally.
	Bit to enable the	•	ation when the as programmed in	1	Phase lost force	d when DPLL trac	ks to hard limit.
	Reg. 41 and Reg	. 42 (cnfg_DPLL	<i>freq_limit</i>). This hase lost state any				
		• •	nt of its hard limit.				
[6:0]	Not used.			-	-		

ACS8525 LC/ P

ACS8525 LC/ P

DATASHEET

ADVANCED COMMUNICATIONS

Address (hex): 50

Register Name	cnfg_upper_thre	shold_0	Description	(R/W) Register activity alarm s Leaky Bucket C	0	Default Value	0000 0110
Bit 7	Bit 7 Bit 6 Bit 5		Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	upp	er_threshold_0	<i>value</i> (Activity alarr	m, Config. 0, Leak	xy Bucket - set thre	eshold)	
Bit No.	Description			Bit Value	Value Descript	on	
[7:0]	during a cycle, it failed or has bee which this occurs	detects that an detects that an en erratic, then f s, the accumula ch period of 1, 2 Reg. 53 (<i>cnfg_d</i> not occur, the a	ator is incremented 2, 4, or 8 cycles, as <i>lecay_rate_0</i>), in	-	Value at which inactivity alarm	the Leaky Bucket •	will raise an
	When the accum programmed as Leaky Bucket rai	the upper_three	shold_0_value, the				

FINAL

Register Name	cnfg_lower_three	shold_0	Description	(R/W) Register to program the activity alarm resetting limit for Leaky Bucket Configuration 0.		Default Value	0000 0100
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	lowei	r_threshold_0_va	<i>lue</i> (Activity alarm	, Config. 0, Leaky	Bucket - reset thr	eshold)	
Bit No.	Description			Bit Value	Value Descripti	on	
[7:0]	during a cycle, it failed or has bee which this occurs by 1, and for eac programmed in F which this does r decremented by	t operates on a 1 detects that an ir n erratic, then for s, the accumulato h period of 1, 2, 4 Reg. 53 (<i>cnfg_dec</i> not occur, the acc 1.	nput has either r each cycle in or is incremented 4, or 8 cycles, as cay_rate_0), in cumulator is	-	Value at which inactivity alarm	the Leaky Bucket	will reset an
	The <i>lower_thresh</i> the Leaky Bucke		ne value at which ctivity alarm.				

ACS8525 LC/ P

DATASHEET

ADVANCED COMMUNICATIONS

Address (hex): 52

Register Name	cnfg_bucket_size_0		Description	(R/W) Register maximum size Bucket Configu		Default Value	0000 1000	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
	L	oucket_size_	0_value (Activity ala	urm, Config. 0, Le	aky Bucket - size)			
Bit No.	Description			Bit Value	Value Descripti	on		
[7:0]	bucket_size_0_valu The Leaky Bucket op during a cycle, it det failed or has been e which this occurs, th by 1, and for each p programmed in Reg which this does not decremented by 1.	berates on a ects that an rratic, then f he accumula eriod of 1, 2 . 53 (<i>cnf<u>g</u>d</i>)	input has either or each cycle in tor is incremented , 4, or 8 cycles, as <i>ecay_rate_0</i>), in	-		the Leaky Bucket v		
	The number in the E programmed into th		t exceed the value					

FINAL

Register Name	cnfg_decay_rate_0		Description Bit 4	() 0	to program the k" rate for Leaky ration 0.	Default Value	0000 0001
Bit 7	Bit 6	Bit 5		Bit 3	Bit 2	Bit 1	Bit 0
						alarm, Config.	0_ <i>value</i> (Activity 0, Leaky Bucket - < rate)
Bit No.	Description			Bit Value	Value Description	on	
[7:2]	Not used.			-	-		
[1:0]	decay rate 0 value	9		00	Bucket decay ra	te of 1 every 128	ms.
	The Leaky Bucket of	perates on a 1	28 ms cycle. If,	01	Bucket decay ra	te of 1 every 256	ms.
	during a cycle, it det	ects that an in	put has either	10	Bucket decay ra	te of 1 every 512	ms.
	failed or has been e which this occurs, th by 1, and for each p programmed in this occur, the accumula	ne accumulato eriod of 1, 2, 4 register, in wh	r is incremented I, or 8 cycles, as ich this does not	11	Bucket decay ra	te of 1 every 1,02	4 ms.
	The Leaky Bucket ca "decay" at the same effectively at one ha the fill rate.	e rate as the "f	ill" cycle, or				

ACS8525 LC/ P

DATASHEET

ADVANCED COMMUNICATIONS

Address (hex): 54

Register Name	cnfg_upper_thre	shold_1	Description	activity alarm s	to program the etting limit for Xonfiguration 1.	Default Value	0000 0110 Bit 0
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	
	uppe	er_threshold_1	<i>value</i> (Activity alar	m, Config. 1, Leak	y Bucket - set thre	eshold)	
Bit No.	Description			Bit Value	Value Descript	on	
[7:0]	during a cycle, it failed or has bee which this occurs	t operates on a detects that an on erratic, then f s, the accumula th period of 1, 2 Reg. 57 (<i>cnfg_d</i> not occur, the a	or each cycle in tor is incremented , 4, or 8 cycles, as <i>ecay_rate_1</i>), in	-	Value at which inactivity alarm	the Leaky Bucket v	will raise an
	When the accum programmed as Leaky Bucket rai	the upper_thres	shold_1_value, the				

FINAL

Register Name	cnfg_lower_threshold_1		Description	(R/W) Register to program the activity alarm resetting limit for Leaky Bucket Configuration 1.		Default Value	0000 0100
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	lower	_threshold_1_va	<i>lue</i> (Activity alarm	n, Config. 1, Leaky	Bucket - reset three	eshold)	
Bit No.	Description			Bit Value	Value Descripti	on	
[7:0]	<i>lower_threshold_1_value</i> The Leaky Bucket operates on a 128 ms cycle. If, during a cycle, it detects that an input has either failed or has been erratic, then for each cycle in which this occurs, the accumulator is incremented by 1, and for each period of 1, 2, 4, or 8 cycles, as programmed in Reg. 57 (<i>cnfg_decay_rate_1</i>), in which this does not occur, the accumulator is decremented by 1.			-	Value at which t inactivity alarm	the Leaky Bucket v	will reset an
	The <i>lower_thresh</i> the Leaky Bucket						

ACS8525 LC/ P

DATASHEET

ADVANCED COMMUNICATIONS

Address (hex): 56

Register Name Bit 7	cnfg_bucket_size_1		Description	(R/W) Register to program the maximum size limit for Leaky Bucket Configuration 1.		Default Value	0000 1000
	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
		bucket_size_	1_value (Activity ala	urm, Config. 1, Le	aky Bucket - size)		
Bit No.	Description			Bit Value	Value Descripti	on	
[7:0]	<i>bucket_size_1_value</i> The Leaky Bucket operates on a 128 ms cycle. If, during a cycle, it detects that an input has either failed or has been erratic, then for each cycle in which this occurs, the accumulator is incremented by 1, and for each period of 1, 2, 4, or 8 cycles, as programmed in Reg. 57 (<i>cnfg_decay_rate_1</i>), in which this does not occur, the accumulator is decremented by 1.			-		the Leaky Bucket even with further in	
	The number in the programmed into		ot exceed the value				

FINAL

Register Name	cnfg_decay_rate_1		Description	(R/W) Register to program the "decay" or "leak" rate for Leaky Bucket Configuration 1.		Default Value	0000 0001
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
						alarm, Config.	1_ <i>value</i> (Activity 1, Leaky Bucket - < rate)
Bit No.	Description			Bit Value	Value Description	on	
[7:2]	Not used.			-	-		
[1:0]	decay rate 1 value			00	Bucket decay ra	te of 1 every 128	ms.
	The Leaky Bucket operates on a 128 ms cycle. If,			01	Bucket decay rate of 1 every 256 ms.		
	during a cycle, it detects that an input has either			10	Bucket decay rate of 1 every 512 ms.		
	failed or has been erratic, then for each cycle in which this occurs, the accumulator is incremented by 1, and for each period of 1, 2, 4, or 8 cycles, as programmed in this register, in which this does not occur, the accumulator is decremented by 1.			11	Bucket decay ra	te of 1 every 1,02	4 ms.
	The Leaky Bucket of "decay" at the sam effectively at one h the fill rate.	ne rate as the "f	ill" cycle, or				

ACS8525 LC/ P

DATASHEET

ADVANCED COMMUNICATIONS

Address (hex): 58

Register Name	cnfg_upper_thre	shold_2	Description	(R/ W) Register activity alarm s Leaky Bucket C	•	0000 0110	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	uppe	er_threshold_2	<i>value</i> (Activity alar	m, Config. 2, Leak	xy Bucket - set thre	eshold)	
Bit No.	Description			Bit Value	Value Descript	on	
[7:0]	during a cycle, it failed or has bee which this occurs	t operates on a detects that an n erratic, then f s, the accumula h period of 1, 2 Reg. 5B (<i>cnfg_a</i> not occur, the a	or each cycle in tor is incremented , 4, or 8 cycles, as <i>lecay_rate_2</i>), in	-	Value at which inactivity alarm	the Leaky Bucket -	will raise an
	When the accumulator count re programmed as the <i>upper_thre</i> Leaky Bucket raises an input ina		shold_2_value, the				

FINAL

Address (hex): 59

Register Name	cnfg_lower_thres	shold_2	Description	(R/W) Register to program the activity alarm resetting limit for Leaky Bucket Configuration 2.		Default Value	0000 0100
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	lower	_threshold_2_va	alue (Activity alarm	i, Config. 2, Leaky	Bucket - reset three	eshold)	
Bit No.	Description			Bit Value	Value Descripti	on	
[7:0]	0] <i>lower_threshold_2_value</i> The Leaky Bucket operates on a 128 ms cycle. If, during a cycle, it detects that an input has either failed or has been erratic, then for each cycle in which this occurs, the accumulator is incremented by 1, and for each period of 1, 2, 4, or 8 cycles, as programmed in Reg. 5B (<i>cnfg_decay_rate_2</i>), in which this does not occur, the accumulator is decremented by 1.		-	Value at which inactivity alarm	the Leaky Bucket v	will reset an	
	The <i>lower_thresh</i> the Leaky Bucket		he value at which ctivity alarm.				

ACS8525 LC/ P

DATASHEET

Address (hex): 5A

Register Name	cnfg_bucket_size	9_2	Description	(R/W) Register maximum size Bucket Configu		Default Value	0000 1000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
		bucket_size_	_2_value (Activity ala	arm, Config. 2, Le	aky Bucket - size)		
Bit No.	Description			Bit Value	Value Descripti	on	
[7:0]	during a cycle, it of failed or has been which this occurs	t operates on a detects that an n erratic, then t s, the accumula h period of 1, 2 deg. 5B (<i>cnfg_a</i> not occur, the a	or each cycle in tor is incremented , 4, or 8 cycles, as <i>lecay_rate_2</i>), in	-		the Leaky Bucket even with further in	
	The number in th programmed into		ot exceed the value				

FINAL

Address (hex): 5B

Register Name	cnfg_decay_rate_2	2	Description	(<i>)</i>	to program the k" rate for Leaky ration 2.	Default Value	0000 0001
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
						alarm, Config.	2_ <i>value</i> (Activity 2, Leaky Bucket - k rate)
Bit No.	Description			Bit Value	Value Description	on	
[7:2]	Not used.			-	-		
[1:0]	decay_rate_2_value The Leaky Bucket of during a cycle, it de failed or has been which this occurs, by 1, and for each programmed in thi occur, the accumu	operates on a 1 etects that an in erratic, then for the accumulato period of 1, 2, 4 s register, in wh lator is decreme	put has either each cycle in r is incremented , or 8 cycles, as ich this does not ented by 1.	00 01 10 11	Bucket decay ra Bucket decay ra	te of 1 every 128 te of 1 every 256 te of 1 every 512 te of 1 every 1,02	ms. ms.
	The Leaky Bucket of "decay" at the sam effectively at one h the fill rate.	ne rate as the "fi	ll" cycle, or				

ACS8525 LC/ P

DATASHEET

ADVANCED COMMUNICATIONS

Address (hex): 5C

Register Name	cnfg_upper_threshold_3 Description			(R/W) Register to program the Default Value 0000 01 activity alarm setting limit for Leaky Bucket Configuration 3.					
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
	uppe	er_threshold_3	_ <i>value</i> (Activity alar	m, Config. 3, Leaky Bucket - set threshold)					
Bit No.	Description			Bit Value	Value Descript	ion			
[7:0]	:0] <i>upper_threshold_3_value</i> The Leaky Bucket operates on a 128 ms cycle. If, during a cycle, it detects that an input has either failed or has been erratic, then for each cycle in which this occurs, the accumulator is incremented by 1, and for each period of 1, 2, 4, or 8 cycles, as programmed in Reg. 5F (<i>cnfg_decay_rate_3</i>), in which this does not occur, the accumulator is decremented by 1.		-	Value at which inactivity alarm	the Leaky Bucket	will raise an			
	When the accumulator count reaches t programmed as the <i>upper_threshold_3</i> Leaky Bucket raises an input inactivity								

FINAL

Address (hex): 5D

Register Name	cnfg_lower_thres	shold_3	Description	(R/W) Register to program the activity alarm resetting limit for Leaky Bucket Configuration 3.		Default Value	0000 0100
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	lower	_threshold_3_va	<i>lue</i> (Activity alarm	, Config. 3, Leaky	Bucket - reset three	eshold)	
Bit No.	Description			Bit Value	Value Descripti	on	
[7:0]	<i>lower_threshold_</i> The Leaky Bucket during a cycle, it of failed or has beer which this occurs by 1, and for each programmed in R which this does n decremented by	t operates on a 1 detects that an ir n erratic, then for s, the accumulato h period of 1, 2, 4 deg. 5F (<i>cnfg_dec</i> not occur, the acc	put has either each cycle in r is incremented 1, or 8 cycles, as ay_rate_3), in	-	Value at which t inactivity alarm	the Leaky Bucket v	will reset an
	The <i>lower_thresh</i> the Leaky Bucket						

ACS8525 LC/ P

DATASHEET

Address (hex): 5E

Register Name	cnfg_bucket_size_	3	Description	(R/W) Register maximum size Bucket Configu	-	Default Value	0000 1000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 1	Bit 0	
		bucket_size_	3_value (Activity ala	arm, Config. 3, Le	aky Bucket - size)		
Bit No.	Description			Bit Value	Value Descripti	on	
[7:0]	bucket_size_3_val The Leaky Bucket of during a cycle, it do failed or has been which this occurs, by 1, and for each programmed in Re which this does no decremented by 1.	operates on a etects that an erratic, then fi the accumula period of 1, 2 g. 5F (<i>cnfg_de</i> t occur, the ac	input has either or each cycle in tor is incremented , 4, or 8 cycles, as ecay_rate_3), in	-		the Leaky Bucket even with further in	
	The number in the programmed into t		t exceed the value				

FINAL

Address (hex): 5F

Register Name	cnfg_decay_rate_3	3	Description		to program the k" rate for Leaky ration 3.	Default Value	0000 0001		
Bit 7	Bit 6	Bit 6 Bit 5 Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
						<i>decay_rate_3_value</i> (Activity alarm, Config. 3, Leaky Bucke leak rate)			
Bit No.	Description			Bit Value	Value Description	n			
[7:2]	Not used.			-	-				
[1:0]	decay_rate_3_valu	ie		00	Bucket decay ra	Bucket decay rate of 1 every 128 ms.			
	The Leaky Bucket of	operates on a 1	28 ms cycle. If,	01	Bucket decay rate of 1 every 256 ms.				
	during a cycle, it de	etects that an in	put has either	10	Bucket decay rate of 1 every 512 ms.				
	failed or has been which this occurs, t by 1, and for each programmed in this occur, the accumul	the accumulato period of 1, 2, 4 s register, in wh	r is incremented , or 8 cycles, as ich this does not	11	Bucket decay ra	te of 1 every 102	4 ms.		
	The Leaky Bucket of "decay" at the sam effectively at one h the fill rate.	ne rate as the "f	ill" cycle, or						



Address (hex): 61

Register Name	cnfg_output_freq (Output O2)	uency	Description	(R/W) Register enable the freq on Output O2.	Default Value	0000 0110			
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 3 Bit 2		Bit 0		
				output_freq_O2					
Bit No.	Description			Bit Value	Value Description	n			
[7:4]	Not used.			-	-				
[3:0]	output freq O2			0000	Output disabled				
[]		he output freau	ency available at	0001	2 kHz.				
	Output O2. Many			0010	8 kHz.				
	dependent on the	e frequencies of	the APLL1 and the	0011	Digital2 (Reg. 39 cnfg_digital_frequencies).				
	APLL2. These are	configured in I	Reg. 64 and	0100	Digital1 (Reg. 39 cnfg_digital_frequencies).				
			detailed section on	0101	APLL1 frequency/48.				
	configuring the o	utput frequenci	es.	0110	APLL1 frequency/16.				
				0111	APLL1 frequency/12.				
				1000	APLL1 frequency/8.				
				1001	APLL1 frequency	,			
				1010	APLL1 frequency				
				1011	APLL2 frequency				
				1100	APLL2 frequency				
				1101	APLL2 frequency				
				1110	APLL2 frequency/8.				
				1111	APLL2 frequency	y/4.			

FINAL

ACS8525 LC/ P



Address (hex): 62

Register Name	cnfg_output_freq (Output O1)	quency	Description		W) Register to configure and Default Value 1000 000 able the frequencies available Output O1.				
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
	output_	freq_01							
Bit No.	Description			Bit Value	Value Description	1			
[7:4]	output_freq_01			0000	Output disabled.				
	Configuration of I	the output frequ	uency available at	0001	2 kHz.				
	Output O1. Many	of the frequen	cies available are	0010	8 kHz.				
	dependent on the	e frequencies o	f the APLL1 and the	0011	APLL1 frequency/	2.			
	APLL2. These are	e configured in	Reg. 64 and	0100	Digital1 (Reg. 39	cnfg_digital_free	quencies).		
	Reg. 65. For more	e detail see the	detailed section on	0101	APLL1 frequency.				
	configuring the o	utput frequenci	es.	0110	APLL1 frequency/16.				
				0111	APLL1 frequency/12.				
				1000	APLL1 frequency/8.				
				1001	APLL1 frequency/				
				1010	APLL1 frequency/				
				1011	APLL2 frequency/				
				1100	APLL2 frequency/				
				1101	APLL2 frequency/16.				
				1110	APLL2 frequency/				
				1111	APLL2 frequency/	4.			
[3:0]	Not used.			-	-				

FINAL

Address (hex): 63

Register Name	cnfg_output_free (MFrSync/ FrSync		Description	enable the freq	to configure and uencies available Sync and FrSync.	Default Value	1100 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
MFrSync_en	FrSync_en						
Bit No.	Description			Bit Value	Value Descriptio	n	
7	MFrSync_en			0	Output MFrSync	disabled.	
	Register bit to er (MFrSync).	hable the 2 kHz	Sync output	1	Output MFrSync	enabled.	
6	FrSync_en			0	Output FrSync di	sabled.	
	Register bit to enable the 8 kHz Sync output (FrSync).			1	Output FrSync er	nabled.	
[5:0]	Not used.			-	-		

ACS8525 LC/ P

ADVANCED COMMUNICATIONS

Address (hex): 64

Register Name	cnfg_DPLL2_freq	uency	Description	(R/W) Register DPLL2 Frequer	0	Default Value	0000 0000		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
						DPLL2_frequence	cy		
Bit No.	Description			Bit Value	Value Description				
[7:4]	Not used.			-	-				
[2:0]	:0] DPLL2_frequency			000 DPLL2 mode = squelched (clock					
	Register to config	, jure the frequen	frequency of operation of 001 DPLL2 mode = 77.76 MHz	77.76 MHz (OC-N	rates), giving				
	DPLL2. The frequ	ency of DPLL2 v	vill also affect the		APLL2 frequence	y = 311.04 MHz.			
	• •	equency of the APLL2 which, in turn, affects the		010		12E1, giving APLL			
	frequencies availa					re dividers) = 98.3			
	Reg. 61 - Reg. 63	-		011		16E1, giving APLL			
			o run directly from	100	• • •	re dividers) = 131			
	DPLL1 output, se (cnfg_DPLL1_free	0	requencies are	100		24DS1, giving APL re dividers) = 148	•		
			LL2 should not be	101		16DS1, giving APL			
			squelched and the			re dividers) = 98.8	-		
	APLL2 will free run. 110		DPLL2 mode = E3, giving APLL2 output frequer						
) = 274.944 MHz.			
				111	DPLL2 mode =	DS3, giving APLL2	output frequenc		
					(before dividers) = 178.944 MHz.			

FINAL

Address (hex): 65

Register Name	cnfg_DPLL1_free	quency	Description	(R/ W) Register to configure DPLL1 and several other parameters.		Default Value	0000 0001
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
DPLL2_meas_ DPLL1_ph	APLL2_for_ DPLL1_E1/DS1	DPLL1_i	freq_to_APLL2			DPLL1_frequent	cy
Bit No.	Description			Bit Value	Value Descrip	tion	
7	used to measure input selected by SEC Inputs. Refe	ontrol the featur phase offset b DPLL1 and eit r to the Section	e where DPLL2 is etween the SEC her of the other two "Measuring Phase nd-by SEC Sources"	0 1	DPLL2 disable	2 normal operation. ed, DPLL2 phase de se between selected 2 input.	tector used to
6	APLL2_for_DPLL Register bit to se input from DPLL2 then the frequen DPLL1_freq_to_/	lect whether th 2 or DPLL1. If D cy is controlled		0 1		ts input from DPLL2 ts input from DPLL1	





ADVANCED COMMUNICATIONS DATASHEET FINAL Address (hex): 65 (cont...) **Register Name** cnfg_DPLL1_frequency Description (R/W) Register to configure **Default Value** 0000 0001 DPLL1 and several other parameters. Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 DPLL2 meas APLL2 for DPLL1_freq_to_APLL2 DPLL1 frequency DPLL1_E1/DS1 DPLL1_ph Description Bit No. **Bit Value** Value Description 00 [5:4] DPLL1 freq to APLL2 DPLL1 mode = 12E1, giving APLL2 output frequency (before dividers) = 98.304 MHz. Register to select the frequency/ mode of DPLL1 which is driven to the APLL2 when selected by Bit 6, 01 DPLL1 mode = 16E1, giving APLL2 output APLL2 for DPLL1_E1/DS1. frequency (before dividers) = 131.072 MHz. DPLL1 mode = 24DS1, giving APLL2 output Register to select DPLL1's frequency driven to the 10 APLL2 (DPLL1 mode*) when selected by Bit 6, frequency (before dividers) = 148.224 MHz. APLL2_for_DPLL1_E1/DS1 ; and consequently the DPLL1 mode = 16DS1, giving APLL2 output 11 APLL output frequency in the T4 path. frequency (before dividers) = 98.816 MHz. * Note that this is not the operating frequency of DPLL1 itself - which is fixed at outputting 77.76 MHz - but is the multiplied output from the LF Output DFS block. See Figure 5 "PLL Block Diagram" on page 15. 3 Not used. DPLL1 frequency 000 [2:0] DPLL1 mode = 77.76 MHz, digital feedback, APLL1 Register to configure the frequency driven to APLL1 output frequency (before dividers) = 311.04 MHz. (DPLL1 mode*) and consequently the APLL output 001 DPLL1 mode = 77.76 MHz, analog feedback, APLL1 output frequency (before dividers) = 311.04 MHz. frequency in the T0 path. This register affects the frequencies available at outputs O1 and O2, see DPLL1 mode = 12E1, giving APLL1 output 010 Reg. 61 - Reg. 63. frequency (before dividers) = 98.304 MHz. * Note that this is not the operating frequency of the DPLL1 mode = 16E1, giving APLL1 output 011 DPLL1 itself - which is fixed at outputting frequency (before dividers) = 131.072 MHz. 77.76 MHz - but is the multiplied output from the LF 100 DPLL1 mode = 24DS1, giving APLL1 output Output DFS block. See Figure 5 "PLL Block frequency (before dividers) = 148.224 MHz. 101 Diagram" on page 15. DPLL1 mode = 16DS1, giving APLL1 output Note...001 is the only selection that does not frequency (before dividers) = 98.816 MHz. bypass APLL3. All other selections use digital 110 Not used. feedback. 111 Not used.

Address (hex): 66

Register Name	cnfg_DPLL2_bw	Description		(R/W) Register to configure the bandwidth of DPLL2.		Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
						DPLL2_	bandwidth
Bit No.	Description			Bit Value	Value Description	on	
[7:2]	Not used.			-	-		
[1:0]	DPLL2_bandwidth Register to configur	e the bandwi	th of DPLI2	00 01	DPLL2 18 Hz ba DPLL2 35 Hz ba		
	negister to configur			10 11	DPLL2 70 Hz ba Not used.		

Address (hex): 67

Register Name	cnfg_DPLL1_loc	ked_bw	Description	() 0	to configure the PLL1, when phase put.	Default Value	0001 0000 Bit 0
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	
						DPLL1_lock	ked_bandwidth
Bit No.	Description			Bit Value	Value Description	n	
[7:2]	Not used.			-	-		
[1:0]	DPLL1 locked b	andwidth		11	DPLL1, 18 Hz lo	cked bandwidth.	
	Register to config	gure the bandwi	dth of DPLL1 when	00	DPLL1, 35 Hz lo	cked bandwidth.	
	locked to an inpu	ut reference. Re	g. 3B Bit 7 is used	01	DPLL1, 70 Hz lo	cked bandwidth.	
	to control whether time or automati locked.		h is used all of the o when phase	10	Not used.		

Address (hex): 69

Register Name	Name cnfg_DPLL1_acq_bw		Description		to configure the PLL1, when not o an input.	Default Value	0001 0001
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
						DPLL1_acquisit	tion_bandwidth
Bit No.	Description			Bit Value	Value Description	on	
[7:4]	Not used.			-	-		

ACS8525 LC/ P

DATASHEET



FINAL



DATASHEET

ADVANCED COMMUNICATIONS

Address (hex): 69 (cont...)

egister Name cnfg_DPLL1_acq_bv					to configure the PLL1, when not o an input.	Default Value	0001 0001
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
						DPLL1_acquisi	tion_bandwidth
Bit No.	Description			Bit Value	Value Description	on	
[3:0]	DPLL1 acquisition ba	andwidth		11	DPLL1, 18 Hz a	cquisition bandwi	dth.
	Register to configure t	he bandwid	th of DPLL1 when	00		cquisition bandwi	
	acquiring phase lock o	on an input r	eference. Reg. 3B	01	DPLL1, 70 Hz a	cquisition bandwi	dth.
	Bit 7 is used to contro not used or automatic phase locked.			10	Not used.		

FINAL

Address (hex): 6A

Register Name	cnfg_DPLL2_damping Description			damping factor	to configure the of DPLL2, along Phase Detector 2 S.	Default Value	0001 0011
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	DPL	L2_PD2_gain_	alog_8k			DPLL2_dampin	g
Bit No.	Description			Bit Value	Value Description	on	
7	Not used.			-	-		
[6:4]	when locking to a analog feedback	ol the gain of the	he Phase Detector 2 3 kHz or less in ting is only used if bled in Reg. 6C Bit 7,	-		e Phase Detector nce in analog feed	2 when locking to lback mode.
3	Not used.			-	-		



DATASHEET

ADVANCED COMMUNICATIONS

Address (hex): 6A (cont...)

Register Name	cnfg_DPLL2_damping	Description	(R/W) Register to configure the Default Value 0001 0011 damping factor of DPLL2, along with the gain of Phase Detector 2 in some modes.					
Bit 7	Bit 6 B	it 5 Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
	DPLL2_PD2_	_gain_alog_8k			DPLL2_damping	1		
Bit No.	Description		Bit Value	Value Descriptio	n			
[2:0]	The bit values correspond			Damping Factor for Bandwidth of 18 Hz:	Damping Factor for Bandwidth of 35 Hz:	Damping Factor for Bandwidth of 70 Hz:		
	factors, depending on the	e bandwidth selected.	001	1.2	1.2	1.2		
	The Gain Peak for the Da Value Description (right) a	mping Factors given in the are tabulated below:	010	2.5	2.5	2.5		
			011	5	5	5		
	Damping Factor	Gain Peak	100	5	10	10		
	1.2 2.5 5 10 20	0.4 dB 0.2 dB 0.1 dB 0.06 dB 0.03 dB	101	5	10	20		

FINAL

Address (hex): 6B

Register Name	cnfg_DPLL1_da	mping	Description	(R/W) Register to configure the damping factor of DPLL1, along with the gain of the Phase Detector 2 in some modes.		Default Value	0001 0011
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	DPL	.L1_PD2_gain_a	alog_8k			DPLL1_dampin	g
Bit No.	Description			Bit Value	Value Description	on	
7	Not used.			-	-		
[6:4]	when locking to analog feedback	ol the gain of th a reference of 8 mode. This set election is enab	e Phase Detector 2 kHz or less in ting is only used if led in Reg. 6D Bit 7,	-		e Phase Detector nce in analog feed	2 when locking to lback mode.
3	Not used.			-	-		



DATASHEET

ADVANCED COMMUNICATIONS

Address (hex): 6B (cont...)

Register Name	cnfg_DPLL1_damp	ping	Description			Default Value	0001 0011
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	DPLL	1_PD2_gain_a	alog_8k		DPLL1_damping		
Bit No.	Description			Bit Value	Value Description		
[2:0]	The bit values corr	espond to diff			Damping Factor for Bandwidth of 18 Hz:	Damping Factor for Bandwidth of 35 Hz:	Damping Factor for Bandwidth of 70 Hz:
	factors, depending	on the band	width selected.	001	1.2	1.2	1.2
	The Gain Peak for to Value Description (Factors given in the same as those	010	2.5	2.5	2.5
	tabulated in the de			011	5	5	5
					5	10	10
				101	5	10	20

FINAL

Address (hex): 6C

Register Name	cnfg_DPLL2_PD2	2_gain	Description	(R/ W) Register to configure the Default Value 1 gain of Phase Detector 2 in some modes for DPLL2.			1100 0010	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
DPLL2_PD2_ gain_enable	DF	PLL2_PD2_gain_a	alog		DPLL2_PD2_gain_digital			
Bit No.	Description			Bit Value	Value Description	n		
7	DPLL2_PD2_gair	n_enable		0 1	DPLL2 Phase De DPLL2 Phase De gain determined - digital feedback - analog feedbac - analog feedbac	tector 2 gain ena according to the mode k mode	bled and choice of	
[6:4]	DPLL2_PD2_gain Register to contro when locking to a analog feedback automatic gain so DPLL2_PD2_gain	ol the gain of Pha a reference, highe mode. This settir election is disable	er than 8 kHz, in ng is not used if	-	Gain value of Pha high frequency re		hen locking to a og feedback mode.	
3	Not used.			-	-			



DATASHEET

ADVANCED COMMUNICATIONS

Address (hex): 6C (cont...)

Register Name	cnfg_DPLL2_PD2	2_gain	Description	. , .	to configure the Detector 2 in some L2.	Default Value	1100 0010
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
DPLL2_PD2_ gain_enable	DF	PLL2_PD2_gain	n_alog		DF	PLL2_PD2_gain_c	digital
Bit No.	Description			Bit Value	Value Descriptio	n	
[2:0]	DPLL2_PD2_gair Register to contro when locking to a mode. This settin selection is disab DPLL2_PD2_gair	of the gain of Pl a reference in d g is always use led in Bit 7,		-		ase Detector 2 w tal feedback moc	hen locking to any le.

FINAL

Address (hex): 6D

Register Name	cnfg_DPLL1_PD2_g	ain De	escription		to configure the Detector 2 in some L1.	Default Value	1100 0010
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
DPLL1_PD2_ gain_enable	DPLL	1_PD2_gain_alog			DF	PLL1_PD2_gain_c	ligital
Bit No.	Description			Bit Value	Value Descriptio	n	
7	DPLL1_PD2_gain_e	nable		0	DPLL2 Phase De	etector 2 not used	J.
				1		according to the k mode k mode	bled and choice of locking mode:
[6:4]	DPLL1_PD2_gain_a. Register to control th when locking to a ref analog feedback mo automatic gain selec DPLL1_PD2_gain_e.	ne gain of Phase D ference, higher tha de. This setting is stion is disabled in	an 8 kHz, in not used if	-		ase Detector 2 w eference in analc	hen locking to a ng feedback mode.
3	Not used.			-	-		



DATASHEET

ADVANCED COMMUNICATIONS

Address (hex): 6D (cont...)

Register Name	cnfg_DPLL1_PD2_gain		Description	(R/W) Register to configure the gain of Phase Detector 2 in some modes for DPLL1.		Default Value	1100 0010
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
DPLL1_PD2_ gain_enable	DI	PLL1_PD2_gain	n_alog		DI	PLL1_PD2_gain_c	ligital
Bit No.	Description			Bit Value	Value Description	on	
[2:0]	DPLL1_PD2_gail Register to contr when locking to a mode. Automatic (Bit 7, DPLL1_PL DPLL1_PD2_gail	ol the gain of Pl a reference in d gain selection D2_gain_enable	ligital feedback must be enabled e), for	-		nase Detector 2 w ital feedback moc	hen locking to any le.

FINAL

Address (hex): 70

Register Name	cnfg_phase_offset [7:0]		Description	(R/W) Bits [7:0] offset control re		•		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
			phase_offs	et_value[7:0]				
Bit No.	Description			Bit Value	Value Descript	ion		
[7:0]	<i>phase_offset_value[</i> Register forming par	-	se offset control.	-	See Reg. 71, c details.	nfg_phase_offset[1 <i>5:8]</i> for more	



Address (hex): 71

Register Name	cnfg_phase_offset [15:8]						0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2 Bit 1		Bit 0
			phase_offse	et_value[15:8]			
Bit No.	Description			Bit Value	Value Descript	ion	
[7:0]	phase_offset_value[Register forming part the phase offset regis is locked to an input, internal signals beco order to avoid this, th "ramped" to the new only ever adjusted wit then this is not neces "ramping" can be dis <i>cnfg_sync_monitor</i> . This register is ignore Phase Build-out is en Reg. 76.	of the phase ster is written then it is pos me out of syn e phase offse value. If the phen the devic ssary, and this abled, see Re	to when the DPLL ssible that some ochronisation. In et is automatically phase offset is e is in Holdover, s automatic eg. 7C, o affect when		the contents of This value is a number. The va the extent of th picoseconds. The phase offs "traditional" de represents a fr internal 77.76 represented m value of the reg internal 77.76 If, for example, that is +1 ppm oscillator, then offset, will be d value of 1024 produce a com output clock. <i>NoteThe exam</i> <i>clock is determ</i> <i>i.e. in Locked m</i>	is register is to be a Reg. 70 <i>cnfg_pha</i> 16-bit 2's complem alue multiplied by 6 le applied phase of et register is not a alay line. This numb actional portion of MHz cycle and car ore accurately as figister represents th MHz clock divided the DPLL is locked in frequency with re the period, and he ecreased by 1 ppm into the phase offs plete inversion of the chined by the curren mode its accuracy of pacturacy of the e	ese_offset[7:0]. nent signed 5.279 represents ffset in control to a per 6.279 actually the period of an n, therefore, be ollows. Each bit ne period of the by 2 ¹¹ . d to a reference espect to a perfece ence the phase n. Programming a et register will the 77.76 MHz t state of the DPLI depends on that or r Free-run it

FINAL

Address (hex): 72

Register Name	cnfg_PBO_phas	se_offset	Description	(R/ W) Register time error of Pf events.	Default Value	0000 0000		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
			PBO_phase_offset					
Bit No.	Description			Bit Value	Value Descriptio	n		
[7:6]	Not used.			-	-			

ACS8525 LC/ P



DATASHEET

ADVANCED COMMUNICATIONS

Address (hex): 72 (cont...)

Register Name cnfg_PBO_phase_offset			Description	() U	(R/ W) Register to offset the mean time error of Phase Build-out events.		0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
				PBO_pl	hase_offset		
Bit No.	Description			Bit Value	Value Descriptio	n	
[5:0]	mean error over designed to be ze	se Build-out event tainty of up to to a phase hit a large number ero. This registe offset into eace ect of moving the	5 ns introduced on the output. The of events is er can be used to h PBO event. This	-	number. The valu	ue multiplied by (set in nanosecon less than -1.4 ns	ds. Values greate should NOT be

FINAL

Address (hex): 73

Register Name	cnfg_phase_loss	s_fine_limit	Description		to configure some ers of the DPLL s.	Default Value	1010 0010	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
fine_limit_en	noact_ph_loss	narrow_en			pł	hase_loss_fine_li	mit	
Bit No.	Description			Bit Value	Value Description			
7	Bits [2:0]. When determined by the	Reg. 74,	ock/loss is	0 1	Phase loss indication only triggered by other m Phase loss triggered when phase error exceed limit programmed in <i>phase_loss_fine_limit</i> , Bits [2:0].			
6	rapidly. Normally condition, it does and will phase lo when a source b giving tolerance indicated, then fi instigated (±360	ck to the nearest ecomes available to missing cycles. requency and pha ^o locking). This bir o indicate phase I	detects this ase lock to be lost edge (±180°) again, hence If phase loss is ase locking is t can be used to	0 1	No activity on refu indication. No activity trigger		trigger phase lost	



DATASHEET

ADVANCED COMMUNICATIONS

Address (hex): 73 (cont...)

Register Name	cnfg_phase_loss	s_fine_limit	Description	(R/W) Register to configure some Default Value 1010 0010 of the parameters of the DPLL phase detectors.				
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
fine_limit_en	noact_ph_loss	narrow_en			pi	hase_loss_fine_lim	nit	
Bit No.	Description			Bit Value	Value Description	n		
5	<i>narrow_en</i> (test Set to 1 (default	,		0 1	Set to 1.			
[4:3]	Not used.			-	-			
[2:0]	lost or locked. The window size of an position of the in the window limit indicates phase any time then ph For most cases t satisfactory. The to the value, so a	y Bit 7, this regist t which the device ne default value of round $\pm 90 - 180^{\circ}$ puts to the DPLL for 1 – 2 seconds lock. If it is outsice he default value window size cha	e indicates phase of 2 (010) gives a . The phase . has to be within s before the device de the window for idiately indicated.	000 001 010 011 100 101 110 111	Small phase wind Recommended v))	ates phase loss co dow for phase lock ralue. indow for phase loo	indication.	

FINAL

Address (hex): 74

Register Name	cnfg_phase_loss	s_coarse_limit	Description	(R/W) Register to configure some Default Value 1000 0101 of the parameters of DPLL phase detectors.				
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
coarse_lim_ phaseloss_en	wide_range_en	multi_ph_resp			phase_loss_	phase_loss_coarse_limit		
Bit No.	Description			Bit Value	Value Descriptio	n		
7	whose range is d phase_loss_coal sets the limit in t	nable the coarse p letermined by rse_limit Bits [3:0] he number of inpu ase can move by]. This register ut clock cycles (UI)	0 1	detector.	ered when phase	parse phase lock error exceeds the <i>coarse_limit</i> ,	



DATASHEET ADVANCED COMMUNICATIONS FINAL Address (hex): 74 (cont...) Register Name cnfg_phase_loss_coarse_limit Description (R/W) Register to configure some **Default Value** 1000 0101 of the parameters of DPLL phase detectors. Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 phase loss coarse limit coarse lim wide_range_en multi_ph_resp phaseloss en Bit No. **Bit Value** Description Value Description 0 6 wide range en Wide range phase detector off. To enable the device to be tolerant to large amounts 1 Wide range phase detector on. of applied jitter and still do direct phase locking at the input frequency rate (up to 77.76 MHz), a wide range phase detector and phase lock detector is employed. This bit enables the wide range phase detector. This allows the device to be tolerant to, and therefore keep track of, drifts in input phase of many cycles (UI). The range of the phase detector is set by the same register used for the phase loss coarse limit (Bits [3:0]). 5 multi ph resp 0 DPLL phase detector limited to ±360° (±1 UI). Enables the phase result from the coarse phase However it will still remember its original phase detector to be used in the DPLL algorithm. Bit 6 position over many thousands of UI if Bit 6 is set. should also be set when this is activated. The coarse phase detector can measure and keep track 1 DPLL phase detector also uses the full coarse over many thousands of input cycles, thus allowing phase detector result. It can now measure up to: $\pm 360^{\circ} \times 8191$ UI = $\pm 2,948,760^{\circ}$. excellent jitter and wander tolerance. This bit enables that phase result to be used in the DPLL algorithm, so that a large phase measurement gives a faster pull-in of the DPLL. If this bit is not set then the phase measurement is limited to ±360° which can give a slower pull-in rate at higher input frequencies, but could also be used to give less overshoot. Setting this bit in direct locking mode, for example with a 19.44 MHz input, would give the same dynamic response as a 19.44 MHz input used with 8 k locking mode, where the input is divided down internally to 8 kHz first. 4 Not used.



DATASHEET

ADVANCED COMMUNICATIONS

Address (hex): 74 (cont...)

Register Name	cnfg_phase_loss	_coarse_limit	Description	(R/W) Register to configure some Default Value 1000 0 ⁻ of the parameters of DPLL phase detectors.				
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
coarse_lim_ phaseloss_en	wide_range_en	multi_ph_resp			phase_loss_c	coarse_limit		
Bit No.	Description			Bit Value	Value Description			
[3:0]	[3:0] phase loss coarse limit				Input phase error	tracked over ±1	UI.	
	Sets the range of	f the coarse phas	e loss detector	0001	Input phase error	tracked over ±3	UI.	
	and the coarse p	hase detector.		0010	Input phase error	tracked over ±7	UI.	
	When locking to	a high frequency	signal, and jitter	0011	Input phase error tracked over ±15 UI.			
	tolerance greate	r than 0.5 UI is re	quired, then the	0100	Input phase error tracked over ±31 UI.			
	DPLL can be con	figured to track p	hase errors over	0101	Input phase error tracked over ±63 UI.			
	many input clock	periods. This is p	particularly useful	0110	Input phase error	tracked over ±12	27 UI.	
	with very low bar	ndwidths. This reg	jister configures	0111	Input phase error	tracked over ±28	55 UI.	
	how many UI ove	r which the input	phase can be	1000	Input phase error	tracked over ±5 ⁻	11 UI.	
	tracked. It also s	ets the range of t	he coarse phase	1001	Input phase error	tracked over ±10	023 UI.	
	loss detector, wh	ich can be used w	vith or without the	1010	Input phase error	tracked over ±20	047 UI.	
	multi-UI phase capture range capability.			1011	Input phase error tracked over ±4095 UI.			
	This register valu	ie is used by Bits	6 and 7.	1100-1111	Input phase error	tracked over ±8 ⁻	191 UI.	

FINAL

Address (hex): 76

Register Name	cnfg_ip_noise_w	indow	Description	(R/W) Register to configure the noise rejection function for low frequency inputs.		Default Value	0000 0110
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
ip_noise_ window_en							
Bit No.	Description			Bit Value	Value Descripti	on	
7	feature ensures t outside the 5% w	able a window of ency inputs (2, hat any edge ca indow where th ered within the se hit when a lo	4 and 8 kHz). This aused by noise e edge is expected DPLL. This reduces w-frequency	0 1		all edges for phas put edges outside	0
[6:0]	Not used.			-	-		



FINAL

Address (hex): 77

Register Name	sts_current_phase [7:0]		Description	(RO) Bits [7:0] of phase register.		Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
			current_	phase[7:0]			
Bit No.	Description			Bit Value	Value Description	n	
[7:0]	<i>current_phase</i> Bits [7:0] of the curre <i>sts_current_phase</i> [1		-	-	See Reg. 78 sts_	current_phase [15:8] for details

Address (hex): 78

Register Name	sts_current_phase [15:8]		Description	(RO) Bits [15:8] of the current phase register.		Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
			current_	_phase[15:8]			
Bit No.	Description			Bit Value	Value Descript	ion	
[7:0]	<i>current_phase</i> Bits [15:8] of the curr register is used to rea detector of either DP Reg. 4B Bit 4 <i>DPLL2_</i> averaged in the phas available.	ad either from LL1 or DPLL2 _DPLL1_sele	m the phase 2, according to ect. The value is	- e	with the value This 16-bit valu integer. The va averaged value	is register should b in Reg. 77 sts_curi ue is a 2's complen lue multiplied by 0 e of the current pha easured at the DPL	rent_phase [7:0]. nent signed .707 is the ase error, in

Address (hex): 79

Register Name	cnfg_phase_ala	_alarm_timeout Description		(R/W) Register long before a p raised on an in		Default Value	0011 0010
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
				<i>timeout_value</i> (in	two-second interva	als)	
Bit No.	Description			Bit Value	Value Description	on	
[7:6]	Not used.			-	-		



DATASHEET

ADVANCED COMMUNICATIONS

Address (hex): 79 (cont...)

Register Name	cnfg_phase_alar	rm_timeout	Description	(R/ W) Register long before a p raised on an in		Default Value	0011 0010
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
				<i>timeout_value</i> (in	two-second interva	als)	
Bit No.	Description			Bit Value	Value Description	on	
[5:0]	DPLL1 is attempt been rejected du to measure whet no longer selecte	ting to lock to i le to a phase al her it is good a ed by the DPLL. n until reset by ds, as selected	d on an input when t. Once an input has arm, there is no way gain, because it is The phase alarms software, or timeout in Reg. 34 Bit 6,	/	time before a pl input. The value seconds. This ti controlling state Pre-locked2 or I	ned integer repres nase alarm will be multiplied by 2 g me value is the tir machine will spe Phase-lost modes the selected inpu	e raised on an ives the time in ne that the end in Pre-locked, before setting th

FINAL

Address (hex): 7A

Register Name	cnfg_sync_pulses		Description	Sync outputs a FrSync and MF the source for t	rSync and select	Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3 Bit 2	Bit 1	Bit 0	
2k_8k_from_ DPLL2				8k_invert	8k_pulse	2k_invert	2k_pulse
Bit No.	Description			Bit Value	Value Descripti	on	
7	2k_8k_from_DPLL2 Register to select the the 2 kHz and 8 kHz	e source (DPL		0		and O2 generated and O2 generated	
	02.	oulpuis avai		I			
[6:4]	Not used.			-	-		
3	8k_invert			0	8 kHz FrSync o	utput not inverted.	
	Register bit to invert	the 8 kHz ou	tput from FrSync.	1	8 kHz FrSync o	utput inverted.	
2	8k_pulse			0	8 kHz FrSync o	utput not pulsed.	
	Register bit to enable to be either pulsed of must be enabled to the FrSync output, a FrSync output will be output programmed	or 50:50 duty use "pulsed o nd then the p e equal to the	cycle. Output 02 output" mode on ulse width on the	1	8 kHz FrSync o	utput pulsed.	



DATASHEET

ADVANCED COMMUNICATIONS

Address (hex): 7A (cont...)

Register Name	cnfg_sync_pulses		Description	Sync outputs a FrSync and MF the source for t	rSync and select	Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
2k_8k_from_ DPLL2				8k_invert	8k_pulse	2k_invert	2k_pulse
Bit No.	Description			Bit Value	Value Descripti	on	
1	2k_invert			0	2 kHz MFrSync	output not inverte	d.
	Register bit to invert MFrSync.	the 2 kHz ou	utput from	1	2 kHz MFrSync	output inverted.	
0	2k_pulse			0	2 kHz MFrSync	output not pulsed	
	Register bit to enabl MFrSync to be either Output O2 must be e mode on the MFrSyn width on the MFrSyn period of the output	r pulsed or 5 enabled to us nc output, an nc output will	0:50 duty cycle. se "pulsed output" d then the pulse be equal to the	1	2 kHz MFrSync	output pulsed.	

FINAL

Address (hex): 7B

Register Name	cnfg_sync_phase		Description	behaviour of th	to configure the e synchronisation frame reference.	Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Indep_FrSync/ MFrSync	Sync_OC-N_ rates	Sync_ph	ase_SYNC3	Sync_pt	nase_SYNC2	Sync_ph	ase_SYNC1
Bit No.	Description			Bit Value	Value Descriptic	n	
7	Indep_FrSync/MrS This allows the opt alignment of FrSyn synchronisation fro whether to not mai so not disturb any	ion of either ma c and other clo om the selected ntain alignmen	ck outputs during I Sync input, or It to all clocks and	0 1	other output clo	cks.	ways aligned with lependent of other



DATASHEET

ADVANCED COMMUNICATIONS

Address (hex): 7B (cont...)

Register Name	cnfg_sync_phase		Description	behaviour of th	to configure the le synchronisation l frame reference.	Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Indep_FrSync/ MFrSync	Sync_OC-N_ rates	Sync_ph	ase_SYNC3	Sync_pl	hase_SYNC2	Sync_ph	ase_SYNC1
Bit No.	Description			Bit Value	Value Descriptio	n	
6	Sync_OC-N_rates This allows the selected c alignment betweer clocks and allow a selected Sync input 38.88MHz.	locks in order to the FrSync out finer sampling	o maintain tput and output precision of the	0	The OC-N rate clocks are not affected by the selected Sync input. The selected Sync input is sampled with a 6.48 MHz precision. 6.48MHz should be provided as the input reference clock Allows the selected Sync input to operate with a 19.44 MHz or 38.88 MHz input clock reference Input sampling and output alignment to 19.44 is used when the current clock input is 19.44 M otherwise 38.88 MHz sampling precision is used		
[5:4]	Sync_phase_SYNC Register to control input. Nominally th aligned with the fa The margin is ±0.5	the sampling of le falling edge c lling edge of the	of the input is e reference clock.	00 01 10 11	On target. 0.5 U.I. early. 1 U.I. late. 0.5 U.I. late.		
[3:2]	Sync_phase_SYNC Register to control input. Nominally th aligned with the fa The margin is ±0.5	the sampling of le falling edge c lling edge of the	of the input is ereference clock.	00 01 10 11	On target. 0.5 U.I. early. 1 U.I. late. 0.5 U.I. late.		
[1:0]	<i>Sync_phase_SYNC</i> Register to control input. Nominally th aligned with the fa The margin is ±0.5	the sampling of le falling edge c lling edge of the	of the input is e reference clock.	00 01 10 11	On target. 0.5 U.I. early. 1 U.I. late. 0.5 U.I. late.		

FINAL



Address (hex): 7C

Register Name	cnfg_sync_monitor		Description	(R/W) Register to configure the Default Value 0010 external Sync input monitor. It also has a bit to control the phase offset automatic ramping feature.				
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
ph_offset_ramp	Syn	c_monitor_limi	t					
Bit No.	Description			Bit Value	Value Description	n		
7	ph_offset_ramp Register bit to force calibration routine. S	•		0	Phase offset auto value to new valu 70 or 71.			
	Onfg_Phase_Offset. device into Holdover phase offset to zero, and feedback divide to the current value t turns Holdover off. T outside with no visib offset.	while it interna , then resets al rs, then ramps from Regs 70 a he routine is tra	ally ramps the l internal output the phase offset and 71, and then ansparent to the	1	Start phase offse routine.	t internal phase	offset calibratior	
[6:4]	Sync_monitor_limit			000	Sync alarm raise			
	An alternative to allo	-		001	Sync alarm raise			
	synchronize the outp		•	010	Sync alarm raise	•		
	block to alarm when			011	Sync alarm raise			
	not align with the ou			100	Sync alarm raise			
	input clock cycles. The			101	Sync alarm raise			
	Ul of the selected SE occur within this limi raised, see Reg. 09 l	t, then Sync ala		110 111	Sync alarm raise Sync alarm raise			

FINAL

Address (hex): 7D

Register Name cnfg_interrupt			Description	(R/W) Register interrupt output	-	o configure Default Value 00		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
					Interrupt GPO_en	Interrupt tristate_en	Interrupt int_polarity	
Bit No.	Description			Bit Value	Value Descript	ion		
[7:3]	Not used.			-	-			

ACS8525 LC/ P

ADVANCED COMMUNICATIONS

Address (hex): 7D (cont...)

egister Name	cnfg_interrupt		Description	(R/W) Register to configure interrupt output.		Default Value	0000 0010
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
					Interrupt GPO_en	Interrupt tristate_en	Interrupt int_polarity
Bit No.	Description			Bit Value	Value Descrip	tion	
2	Interrupt <i>GPO_en</i> (Interrupt General output pin is not re allow the pin to be output. The pin wil polarity control bit,	equired, then so used as a gen I be driven to th	etting this bit will eral purpose	0 1		ut pin used for inter ut pin used for GPC	
1	Interrupt <i>tristate_e</i> The interrupt can b connected directly with other sources	be configured to a processor		0 1		lways driven when nly driven when act nen inactive.	
0	Interrupt <i>int_poları</i> The interrupt pin c <i>High</i> or <i>Low</i> .	-	ed to be active	0 1	interrupt.	n driven <i>Low</i> to ind in driven <i>High</i> to ind	

FINAL

Address (hex): 7E

Register Name	cnfg_protection		Description	(R/W) Protectio protect against software writes	erroneous	Default Value	1000 0101
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
			protect	ion_value			
Bit No.	Description			Bit Value	Value Description		
[7:0]	<i>protection_value</i> This register can be software writes a sp			0000 0000 - 1000 0100	Protected mode.		
	before being able to device. Three mode	o modify any ot	her register in the	1000 0101	Fully unprotected.		
	(i) protected, (ii) fully unprotected	•		1000 0110	Single unprotected	ł.	
	(iii) single unprotect			1000 0111 -	Protected mode.		
	When protected, no be written to. When register in the devic unprotected, only of the device automat NoteThis register	fully unprotec e can be writte ne register car ically re-protec	ted, any writeable en to. When single be written before sts itself.	1111 1111			

DATASHEET

ACS8525 LC/ P



ADVANCED COMMUNICATIONS Electrical Specifications

FINAL

ACS8525 LC/ P

DATASHEET

JTAG

The JTAG connections on the ACS8525 allow a full boundary scan to be made. The JTAG implementation is fully compliant to IEEE 1149.1^[4], with the following minor exceptions, and the user should refer to the standard for further information.

- 1. The output boundary scan cells do not capture data from the core, and so do not support INTEST. However this does not affect board testing.
- 2. In common with some other manufacturers, pin TRST is internally pulled *Low* to disable JTAG by default. The standard is to pull *High*. The polarity of TRST is as the standard: TRST *High* to enable JTAG boundary scan mode, TRST *Low* for normal operation.

The JTAG timing diagram is shown in Figure 12.

Over-voltage Protection

The ACS8525 may require Over-voltage Protection on input reference clock ports according to ITU recommendation K.41^[10]. Semtech protection devices are recommended for this purpose (see separate Semtech data book).

ESD Protection

Suitable precautions should be taken to protect against electrostatic damage during handling and assembly. This device incorporates ESD protection structures that protect the device against ESD damage at ESD input levels up to at least +/2kV using the Human Body Model (HBD) MIL-STD-883D Method 3015.7, for all pins.

Latchup Protection

This device is protected against latchup for input current pulses of magnitude up to at least ± 100 mA to JEDEC Standard No. 78 August 1997.




Figure 12 JTAG Timing

Table 16	JTAG Timing	(for use	with Figure	12)
----------	-------------	----------	-------------	-----

Parameter	Symbol	Minimum	Typical	Maximum	Units
Cycle Time	t _{CYC}	50	-	-	ns
TMS/ TDI to TCK rising edge time	t _{SUR}	3	-	-	ns
TCK rising to TMS/ TDI hold time	t _{HT}	23	-	-	ns
TCK falling to TDO valid	t _{DOD}	-	-	5	ns

Revision 3.01/ August 2005 © Semtech Corp.



FINAL

DATASHEET

Maximum Ratings

Important Note: The Absolute Maximum Ratings, Table 17, are stress ratings only, and functional operation of the device at conditions other than those indicated in the Operating Conditions sections of this specification are not implied. Exposure to the absolute maximum ratings for an extended period may reduce the reliability or useful lifetime of the product.

Table 17 Absolute Maximum Ratings

Parameter	Symbol	Minimum	Maximum	Units
Supply Voltage VDD1, VDD2, VDD3, VDD4, VDD5, VDD6, VDD7, VD1+, VD2+, VD3+, VA1+, VA2+, VA3+, VDD_DIFF	V _{DD}	-0.5	3.6	V
Power Supply (DC Voltage) VDD5 V	V _{DD5V}		5.5	V
Input Voltage (non-supply pins)	V _{IN}	-	5.5	V
Output Voltage (non-supply pins)	V _{OUT}	-	5.5	V
Ambient Operating Temperature Range	T _A	-40	+85	°C
Storage Temperature	T _{STOR}	-50	+150	°C

Operating Conditions

Table 18 Operating Conditions

Parameter	Symbol	Minimum	Typical	Maximum	Units
Power Supply (DC Voltage) VDD1, VDD2, VDD3, VDD4, VDD5, VDD6, VDD7, VD1+, VD2+,VD3+, VA1+, VA2+, VA3+, VDD_DIF	V _{DD}	3.0	3.3	3.6	V
Power Supply (DC Voltage) VDD5 V	V _{DD5V}	3.0	3.3/5.0	5.5	V
Ambient Temperature Range	T _A	-40	-	+85	°C
Supply Current (Typical - one 19 MHz output)	I _{DD}		110	200	mA
Total Power Dissipation	P _{TOT}		360	720	mW

DC Characteristics

Table 19 DC Characteristics: TTL Input Port

Across all operating conditions, unless otherwise stated

Parameter	Symbol	Minimum	Typical	Maximum	Units
V _{IN} High	V _{IH}	2	-	-	V
V _{IN} Low	V _{IL}	-	-	0.8	V
Input Current	I _{IN}	-	-	10	μΑ



FINAL

DATASHEET

Table 20 DC Characteristics: TTL Input Port with Internal Pull-up

Across all operating conditions, unless otherwise stated

Parameter	Symbol	Minimum	Typical	Maximum	Units
V _{IN} High	V _{IH}	2	-	-	V
V _{IN} Low	V _{IL}	-	-	0.8	V
Pull-up Resistor	PU	25	-	95	kΩ
Input Current	I _{IN}	-	-	120	μΑ

Table 21 DC Characteristics: TTL Input Port with Internal Pull-down

Across all operating conditions, unless otherwise stated

Parameter	Symbol	Minimum	Typical	Maximum	Units
V _{IN} High	V _{IH}	2	-	-	V
V _{IN} Low	V _{IL}	-	-	0.8	V
Pull-down Resistor (except TCK input)	PD	25	-	95	kΩ
Pull-down Resistor (TCK input only)	PD	12.5	-	47.5	kΩ
Input Current	I _{IN}	-	-	120	μΑ

Table 22 DC Characteristics: TTL Output Port

Across all operating conditions, unless otherwise stated

Parameter	Symbol	Minimum	Typical	Maximum	Units
V_{OUT} Low (I_{OL} = 4mA)	V _{OL}	0	-	0.4	V
V _{OUT} High (I _{OL} = 4mA)	V _{OH}	2.4	-	-	V
Drive Current	ID	-	-	4	mA

Table 23 DC Characteristics: PECL Input/Output Port

Across all operating conditions, unless otherwise stated

Parameter	Symbol	Minimum	Typical	Maximum	Units
PECL Input <i>Low</i> Voltage Differential Inputs (Note ii)	VILPECL	V _{DD} -2.5	-	V _{DD} -0.5	V
PECL Input <i>High</i> Voltage Differential Inputs (Note ii)	VIHPECL	V _{DD} -2.4	-	V _{DD} -0.4	V
Input Differential Voltage	VIDPECL	0.1	-	1.4	V



FINAL

DATASHEET

ACS8525 LC/ P

Table 23 DC Characteristics: PECL Input/ Output Port (cont...)

Across all operating conditions, unless otherwise stated

Parameter	Symbol	Minimum	Typical	Maximum	Units
PECL Input <i>Low</i> Voltage Single-ended Input (Note iii)	V_{ILPECL_S}	V _{DD} -2.4	-	V _{DD} -1.5	V
PECL Input <i>High</i> Voltage Single-ended Input (Note iii)	VILPECL_S	V _{DD} -1.3	-	V _{DD} -0.5	V
Input <i>High</i> Current Input Differential Voltage V _{ID} = 1.4V	I _{IHPECL}	-10	-	+10	μΑ
Input <i>Low</i> Current Input Differential Voltage V _{ID} = 1.4V	IILPECL	-10	-	+10	μΑ
PECL Output Low Voltage (Note iv)	VOLPECL	V _{DD} -2.10	-	V _{DD} -1.62	V
PECL Output High Voltage (Note iv)	VOHPECL	V _{DD} -1.25	-	V _{DD} -0.88	V
PECL Output Differential Voltage (Note iv)	VODPECL	580	-	900	mV


Notes: (i) Unused differential input ports should be left floating and set in LVDS mode, or the positive and negative inputs tied to V_{DD} and GND respectively.

(ii) Assuming a differential input voltage of at least 100 mV.

(iii) Unused differential input terminated to V_{DD} - 1.4 V.

(iv) With 50 Ω load on each pin to V_{DD} - 2 V, i.e. 82 Ω to GND and 130 Ω to V_{DD}.

Figure 13 Recommended Line Termination for PECL Input/Output Ports





FINAL

DATASHEET

ACS8525 LC/ P


Table 24 DC Characteristics: LVDS Input/Output Port

Across all operating conditions, unless otherwise stated

Parameter	Symbol	Minimum	Typical	Maximum	Units
LVDS Input Voltage Range Differential Input Voltage = 100 mV	V _{VRLVDS}	0	-	2.40	V
LVDS Differential Input Threshold	V _{DITH}	-100	-	+100	mV
LVDS Input Differential Voltage	VIDLVTSDS	0.1	-	1.4	V
LVDS Input Termination Resistance Must be placed externally across the LVDS \pm input pins of ACS8525. Resistor should be 100 Ω with 5% tolerance	R _{TERM}	95	100	105	Ω
LVDS Output <i>High</i> Voltage (Note (i))	V _{OHLVDS}	-	-	1.585	V
LVDS Output <i>Low</i> Voltage (Note (i))	VOLLVDS	0.885	-	-	V
LVDS Differential Output Voltage	V _{ODLVDS}	250	-	450	mV
LVDS Change in Magnitude of Differential Output Voltage for complementary States (Note (i))	V _{DOSLVDS}	-	-	25	mV
LVDS Output Offset Voltage Temperature = 25°C (Note (i))	V _{OSLVDS}	1.125	-	1.275	V

Notes: (i) With 100 Ω load between the differential outputs.

Figure 14 Recommended Line Termination for LVDS Input/ Output Ports





FINAL

ACS8525 LC/ P

DATASHEET

Jitter Performance

Output jitter generation measured over 60 second interval, UI p-p max measured using C-MAC E2747 12.800 MHz TCXO on ICT Flexacom tester.

Table 25 Output Jitter Generation at 35 Hz bandwidth and 8 kHz Input

Test Definition	Jitter Spec	ACS8525 Jitter	
Specification	Filter	U	UI (TYP)
G813 ^[8] for 155 MHz o/ p option 1	65 kHz - 1.3 MHz	0.1 р-р	0.073 p-p
G813 ^[8] & G812 ^[7] for 2.048 MHz option 1	20 Hz - 100 kHz	0.05 р-р	0.012 p-p
G813 ^[8] for 155 MHz o/p option 2	12 kHz - 1.3 MHz	0.1 p-p	0.069 p-p
G812 ^[7] for 1.544 MHz o/ p	10 Hz - 40 kHz	0.05 p-p	0.011 p-p
G812 ^[7] for 155 MHz electrical	500 Hz - 1.3 MHz	0.5 p-p	0.083 p-p
G812 ^[7] for 155 MHz electrical	65 kHz - 1.3 MHz	0.075 p-p	0.073p-p
ETS-300-462-3 ^[2] for 2.048 MHz SEC o/ p	20 Hz - 100 kHz	0.5 p-p	0.012 p-p
ETS-300-462-3 ^[2] for 2.048 MHz SEC o/ p	49 Hz - 100 kHz	0.2 р-р	0.012 p-p
ETS-300-462-3 ^[2] for 2.048 MHz SSU o/ p	20 Hz - 100 kHz	0.05 р-р	0.012 p-p
ETS-300-462-5 ^[3] for 155 MHz o/ p	500 Hz - 1.3 MHz	0.5 p-p	0.083 p-p
ETS-300-462-5 ^[3] for 155 MHz o/ p	65 kHz - 1.3 MHz	0.1 р-р	0.073 p-p
GR-253-CORE ^[11] net i/ f, 51.84 MHz o/ p	100 Hz - 0.4 MHz	1.5 p-p	0.038 p-p
GR-253-CORE ^[11] net i/ f, 51.84 MHz o/ p	20 kHz to 0.4 MHz	0.15 р-р	0.019 p-p
GR-253-CORE ^[11] net i/ f, 155 MHz o/ p	500 Hz - 1.3 MHz	1.5 р-р	0.083 p-p
GR-253-CORE ^[11] net i/ f, 155 MHz o/ p	65 kHz - 1.3 MHz	0.15 р-р	0.073 р-р
GR-253-CORE ^[11] cat II elect i/ f, 155 MHz	12 kHz - 1.3 MHz	0.1 р-р	0.069 p-p
		0.01 rms	0.009 rms
GR-253-CORE ^[11] cat II elect i/ f, 51.84 MHz	12 kHz - 400 kHz	0.1 р-р	0.008 p-p
		0.01 rms	0.004 rms
GR-253-CORE ^[11] DS1 i/f, 1.544 MHz	10 Hz - 40 kHz	0.1 р-р	0.001 p-p
		0.01 rms	<0.001 rms
AT&T 62411 ^[1] for 1.544 MHz	10 Hz - 8 kHz	0.02 rms	<0.001 rms
AT&T 62411 ^[1] for 1.544 MHz	8 Hz - 40 kHz	0.025 rms	<0.001 rms
AT&T 62411 ^[1] for 1.544 MHz	10 Hz - 40 kHz	0.025 rms	<0.001 rms
AT&T 62411 ^[1] for 1.544 MHz	Broadband	0.05 rms	<0.001 rms
G-742 ^[6] for 2.048 MHz	DC - 100 kHz	0.25 rms	0.012 rms
G-742 ^[6] for 2.048 MHz	18 kHz - 100 kHz	0.05 p-p	0.012 р-р
G-736 ^[5] for 2.048 MHz	20 Hz - 100 kHz	0.05 p-p	0.012 p-p



ADVANCED COMMUNICATIONS

DATASHEET

Table 25 Output Jitter Generation at 35 Hz bandwidth and 8 kHz Input (cont...)

Test Definition	Jitter Spec	ACS8525 Jitter	
Specification	Filter	U	ui (typ)
GR-499-CORE ^[12] & G824 ^[9] for 1.544 MHz	10 Hz - 40kHz	5.0 р-р	0.001 p-p
GR-499-CORE ^[12] & G824 ^[9] for 1.544 MHz	8 kHz - 40kHz	0.1 р-р	0.001 p-p
GR-1244-CORE ^[13] for 1.544 MHz	> 10 Hz	0.05 p-p	0.001 p-p

FINAL

Note...This table is only for comparing the ACS8525 output jitter performance against values and quoted in various specifications for given conditions. It should not be used to infer compliance to any other aspects of these specifications.

ACS8525 LC/ P

DATASHEET


ADVANCED COMMUNICATIONS

FINAL

Input/Output Timing

Figure 15 Input/Output Timing with Phase Build-out Off (Typical Conditions)


Input/ Output	, 0	Delay
8 kHz input 8 kHz output		+8.2 ± 1.5 ns
6.48 MHz input 6.48 MHz output		+4.7 ± 1.5 ns
19.44 MHz input 19.44 MHz output		+4.3 ± 1.5 ns
25.92 MHz input 25.92 MHz output		+4.7 ± 1.5 ns
38.88 MHz input 38.88 MHz output		+4.6 ± 1.5 ns
51.84 MHz input 51.84 MHz output		+3.0 ± 1.5 ns
77.76 MHz input 77.76 MHz output		+5.3 ± 1.5 ns
155.52 MHz input 155.52 MHz output		+5.3 ± 1.5 ns





Package Information

Figure 16 LQFP Package



FINAL

- The top package body may be smaller than the bottom package body by as much as 0.15 mm.
- 2 To be determined at seating plane.
- Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25 mm per side. D1 and E1 are maximum plastic body size dimensions including mold mismatch.
- 4 Details of pin 1 identifier are optional but will be located within the zone indicated.
- 5 Exact shape of corners can vary.
- A1 is defined as the distance from the seating plane to the lowest point of the package body.
- These dimensions apply to the flat section of the lead between 0.10 mm and 0.25 mm from the lead tip.
- 8 Shows plating.

 Table 26
 64 Pin LQFP Package Dimension Data (for use with Figure 16)

Dimensions in mm	D/E	D1/ E1	A	A1	A2	e	AN1	AN2	AN3	AN4	R1	R2	L	L1	S	b	b1	С	c1
Min.	-	-	1.40	0.05	1.35	-	11 ⁰	11 ⁰	0 ⁰	0 ⁰	0.08	80.0	0.45	-	0.20	0.17	0.17	0.09	0.09
Nom.	12.00	10.00	1.50	0.10	1.40	0.50	12 ⁰	12 ⁰	-	3.5°	-	-	0.60	1.00 (ref)	-	0.22	0.20	-	-
Max.	-	-	1.60	0.15	1.45	-	13 ⁰	13 ⁰	-	7 ⁰	-	0.20	0.75	-	-	0.27	0.23	0.20	0.16



DATASHEET

ADVANCED COMMUNICATIONS


EMTECH

FINAL

Thermal Conditions

The device is rated for full temperature range when this package is used with a 4 layer or more PCB. Copper coverage must exceed 50%. All pins must be soldered to the PCB. Maximum operating temperature must be reduced when the device is used with a PCB with less than these requirements.





Notes: (i) Solderable to this limit.

- (ii) Square package dimensions apply in both X and Y directions.
- (iii) Typical example. The user is responsible for ensuring compatibility with PCB manufacturing process, etc.



Application Information


ACS8525 LC/ P

ADVANCED COMMUNICATIONS

FINAL

DATASHEET

Figure 18 Simplified Application Schematic



F8525D_031SimpleApp_02

DATASHEE



Ab

TDEV

TCXO

WEEE

UL

XO

ADVANC	CED COMMUNICATIONS	
Abbrevia	ations	
APLL	Analogue Phase Locked Loop	
BITS	Building Integrated Timing Supply	
DFS	Digital Frequency Synthesis	
DPLL	Digital Phase Locked Loop	
DS1	1544 kbit/s interface rate	
DTO	Discrete Time Oscillator	
E1	2048 kbit/s interface rate	
I/ O	Input - Output	
LQFP	Low profile Quad Flat Pack	
LVDS	Low Voltage Differential Signal	
MTIE	Maximum Time Interval Error	
PBO	Phase Build-out	
PD2	Phase Detector 2	
PECL	Positive Emitter Coupled Logic	
PFD	Phase and Frequency Detector	
PLL	Phase Locked Loop	
POR	Power-On Reset	
ppb	parts per billion	
ppm	parts per million	
р-р	peak-to-peak	
R/W	Read/Write	
RO	Read Only	
RoHS	Restrictive Use of Certain Hazardous Substances (directive)	
rms	root-mean-square	
SDH	Synchronous Digital Hierarchy	
SEC	SDH/ SONET Equipment Clock	
SETS	Synchronous Equipment Timing source	e
SONET	Synchronous Optical Network	
SSU	Synchronization Supply Unit	
STM	Synchronous Transport Module	

References

FINAL

[1] AT & T 62411 (12/1990) ACCUNET® T1.5 Service description and Interface Specification

[2] ETSI ETS 300 462-3, (01/1997) Transmission and Multiplexing (TM); Generic requirements for synchronization networks; Part 3: The control of jitter and wander within synchronization networks

[3] ETSI ETS 300 462-5 (09/1996) Transmission and Multiplexing (TM); Generic requirements for synchronization networks; Part 5: Timing characteristics of slave clocks suitable for operation in Synchronous Digital Hierarchy (SDH) equipment

[4] IEEE 1149.1 (1990) Standard Test Access Port and Boundary-Scan Architecture

[5] ITU-T G.736 (03/1993) Characteristics of a synchronous digital multiplex equipment operating at 2048 kbit/s

[6] ITU-T G.742 (1988) Second order digital multiplex equipment operating at 8448 kbit/s, and using positive justification

[7] ITU-T G.812 (06/1998) Timing requirements of slave clocks suitable for use as node clocks in synchronization networks

[8] ITU-T G.813 (08/1996) Timing characteristics of SDH equipment slave clocks (SEC)

[9] ITU-T G.824 (03/2000) The control of jitter and wander within digital networks which are based on the 1544 kbit/s hierarchy

[10] ITU-T K.41 (05/1998) Resistibility of internal interfaces of telecommunication centres to surge overvoltages

[11] Telcordia GR-253-CORE, Issue 3 (09/ 2000) Synchronous Optical Network (SONET) Transport Systems: Common Generic Criteria

[12] Telcordia GR-499-CORE, Issue 2 (12/1998) Transport Systems Generic Requirements (TSGR) **Common requirements**

[13] Telcordia GR-1244-CORE, Issue 2 (12/2000) Clocks for the Synchronized Network: Common Generic Criteria

Time Deviation

Oscillator

Unit Interval

Temperature Compensated Crystal

Waste Electrical and Electronic

Equipment (directive)

Crystal Oscillator



ADVANCED COMMUNICATIONSFINALDATASHEETTrademark AcknowledgementsNotes

Semtech and the Semtech S logo are registered trademarks of Semtech Corporation.

ACCUNET[®] is a registered trademark of AT & T.

C-MAC is a registered trademark of C-MAC MicroTechnology - a division of Solectron Corporation.

ICT Flexacom is a registered trademark of ICT Electronics.

Motorola is a registered trademark of Motorola, Inc.

Telcordia is a registered trademark of Telcordia Technologies.



DATASHEET



ADVANCED COMMUNICATIONS

Revision Status/ History

The Revision Status of the datasheet, as shown in the center of the datasheet header bar, may be TARGET, PRELIMINARY, or FINAL, and refers to the status of the Device (not the datasheet) within the design cycle. TARGET status is used when the design is being realized but is not yet physically available, and the datasheet content reflects the intention of the design. The datasheet is raised to PRELIMINARY status when initial prototype devices are physically available, and the datasheet content more accurately represents the realization of the design. The datasheet is only raised to FINAL status after the device has been fully characterized, and the datasheet content updated with measured, rather than simulated parameter values.

This is a FINAL release (Revision 3.01) of the ACS8525 datasheet. Changes made for this document revision are given in Table 27, together with a summary of previous revisions. For specific changes between earlier revisions, refer (where available) to those earlier revisions. Always use the current version of the datasheet.

Table 27	Revision	History
----------	----------	---------

Revision	Reference	Description of Changes
1.00/ May 2002	All pages	First full release.
1.01/ August 2002	See Rev 1.01	Minor release.
2.00/ January 2003	All pages	Major revision with product at FINAL status.
3.00/ September 2003	All Pages.	Major revision. For details see previous revision.
3.01/ August 2005	Front and back pages and "Abbreviations" on page 109.	New references for lead (Pb)-free package variants.
	Back page	Address change: former PO Box removed as mail is now delivered to Camarillo office at the street address only.
	Figure 13, Figure 14	Updated to show transmission line impedance.
	page 18	"Patent pending" changed to "patented" multiphase detector.
	Table 17, Table 18	Rows added for VDD5 V.
	Figure 5	Title and description changed to indicate diagram is reference to DPLL1 only, and note added to explain the states of DPLL2.
	Figure 18	New simplified application schematic diagram.
	"Input to Output Phase Adjustment" on page 20	Phrase in first line, first para: "(including Auto-PBO on phase transients)" removed.
	Reg. 34, Reg. 3D, Reg. 64, Reg. 65, Reg. 79	Register descriptions (and register map where appropriate) updated.
	"Trademark Acknowledgements" on page 110	Reference to "Semtech Corp." as a registered trademark now removed.
	"Configuration Registers" on page 38	Paragraph changed.
	All pages	Abbreviation "pk-pk" changed to "p-p" throughout. Header bar updated (for Internation AG variant only) stating "ADVANCED COMMUNICATIONS".
	Register Description pages onwards	Layout changes and repagination to end of document.

FINAL



Ordering Information

FINAL

DATASHEET

Table 28 Parts List

Part Number	Description
ACS8525	Line Card Protection Switch for SONET/SDH Systems.
ACS8525T	Lead (Pb)-free packaged version of ACS8525; RoHS and WEEE compliant.

Disclaimers

Life support- This product is not designed or intended for use in life support equipment, devices or systems, or other critical applications. This product is not authorized or warranted by Semtech for such use.

Right to change-Semtech Corporation reserves the right to make changes, without notice, to this product. Customers are advised to obtain the latest version of the relevant information before placing orders.

Compliance to relevant standards- Operation of this device is subject to the User's implementation and design practices. It is the responsibility of the User to ensure equipment using this device is compliant to any relevant standards.

Contacts

For Additional Information, contact the following:

Semtech Corporation Advanced Communications Products

- E-mail: sales@semtech.com acsupport@semtech.com
- Internet: <u>http://www.semtech.com</u>
- USA: 200 Flynn Road, Camarillo, CA 93012-8790 Tel: +1 805 498 2111, Fax: +1 805 498 3804
- FAR EAST: 11F, No. 46, Lane 11, Kuang Fu North Road, Taipei, R.O.C. Tel: +886 2 2748 3380 Fax: +886 2 2748 3390
- EUROPE: Semtech Ltd., Units 2 and 3, Park Court, Premier Way, Abbey Park Industrial Estate, Romsey, Hampshire, SO51 9DN Tel: +44 (0)1794 527 600 Fax: +44 (0)1794 527 601



