



***ALPHA & OMEGA***  
**SEMICONDUCTOR**

AON6978

## **30V Dual Asymmetric N-Channel AlphaMOS**

## General Description

- Latest Trench Power AlphaMOS ( $\alpha$ MOS LV) technology
  - Integrated Schottky Diode (SRFET) on Low-Side
  - Very Low  $R_{DS(on)}$  at 4.5V  $V_{GS}$
  - Low Gate Charge
  - High Current Capability
  - RoHS and Halogen-Free Compliant

## Application

- DC/DC Converters in Computing, Servers, and POL
  - Isolated DC/DC Converters in Telecom and Industrial


## Product Summary

	<u>Q1</u>	<u>Q2</u>
$V_{DS}$	30V	30V
$I_D$ (at $V_{GS}=10V$ )	28A	36A
$R_{DS(ON)}$ (at $V_{GS}=10V$ )	<5.7m $\Omega$	<3.8m $\Omega$
$R_{DS(ON)}$ (at $V_{GS}=4.5V$ )	<9.4m $\Omega$	<4.9m $\Omega$

100% UIS Tested  
100% Rq Tested




DFN5X6B



Bottom View

PIN<sup>1</sup>



## **Q2: SRFET™ Soft Recovery MOSFET: Integrated Schottky Diode**

**Absolute Maximum Ratings  $T_A=25^\circ\text{C}$  unless otherwise noted**

Parameter	Symbol	Max Q1	Max Q2	Units
Drain-Source Voltage	$V_{DS}$	30		V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	$\pm 12$	V
Continuous Drain Current <sup>G</sup>	$T_C=25^\circ\text{C}$ $T_C=100^\circ\text{C}$	$I_D$	28	36
			22	28
Pulsed Drain Current <sup>C</sup>	$I_{DM}$	112	144	A
Continuous Drain Current	$T_A=25^\circ\text{C}$ $T_A=70^\circ\text{C}$	$I_{DSM}$	20	28
			16	22
Avalanche Current <sup>C</sup>	$I_{AS}$	40	60	A
Avalanche Energy $L=0.01\text{mH}$ <sup>C</sup>	$E_{AS}$	8	18	mJ
$V_{DS}$ Spike	100ns	$V_{SPIKE}$	36	V
Power Dissipation <sup>B</sup>	$T_C=25^\circ\text{C}$	$P_D$	31	33
	$T_C=100^\circ\text{C}$		12	13
Power Dissipation <sup>A</sup>	$T_A=25^\circ\text{C}$	$P_{DSM}$	3.6	4.3
	$T_A=70^\circ\text{C}$		2.3	2.7
Junction and Storage Temperature Range	$T_J, T_{STG}$	-55 to 150		°C

### Thermal Characteristics

Parameter	Symbol	Typ Q1	Typ Q2	Max Q1	Max Q2	Units	
Maximum Junction-to-Ambient <sup>A</sup>	t ≤ 10s	$R_{\theta JA}$	29	24	35	29	°C/W
Maximum Junction-to-Ambient <sup>A,D</sup>	Steady-State		56	50	67	60	°C/W
Maximum Junction-to-Case	Steady-State	$R_{\theta JC}$	3.3	3	4	3.8	°C/W

**Q1 Electrical Characteristics ( $T_J=25^\circ\text{C}$  unless otherwise noted)**

Symbol	Parameter	Conditions	Min	Typ	Max	Units
<b>STATIC PARAMETERS</b>						
$\text{BV}_{\text{DSS}}$	Drain-Source Breakdown Voltage	$I_D=250\mu\text{A}, V_{GS}=0\text{V}$	30			V
$I_{\text{DSS}}$	Zero Gate Voltage Drain Current	$V_{DS}=30\text{V}, V_{GS}=0\text{V}$ $T_J=55^\circ\text{C}$			1 5	$\mu\text{A}$
$I_{\text{GSS}}$	Gate-Body leakage current	$V_{DS}=0\text{V}, V_{GS}=\pm20\text{V}$			$\pm100$	nA
$V_{\text{GS(th)}}$	Gate Threshold Voltage	$V_{DS}=V_{GS}, I_D=250\mu\text{A}$	1.4	1.8	2.2	V
$R_{\text{DS(ON)}}$	Static Drain-Source On-Resistance	$V_{GS}=10\text{V}, I_D=20\text{A}$ $T_J=125^\circ\text{C}$		4.7	5.7	$\text{m}\Omega$
		$V_{GS}=4.5\text{V}, I_D=20\text{A}$		6.3	7.6	$\text{m}\Omega$
$g_{\text{FS}}$	Forward Transconductance	$V_{DS}=5\text{V}, I_D=20\text{A}$		62		S
$V_{\text{SD}}$	Diode Forward Voltage	$I_S=1\text{A}, V_{GS}=0\text{V}$		0.7	1	V
$I_s$	Maximum Body-Diode Continuous Current <sup>G</sup>				28	A
<b>DYNAMIC PARAMETERS</b>						
$C_{\text{iss}}$	Input Capacitance	$V_{GS}=0\text{V}, V_{DS}=15\text{V}, f=1\text{MHz}$		1010		pF
$C_{\text{oss}}$	Output Capacitance			474		pF
$C_{\text{rss}}$	Reverse Transfer Capacitance			50		pF
$R_g$	Gate resistance	$V_{GS}=0\text{V}, V_{DS}=0\text{V}, f=1\text{MHz}$	0.7	1.6	2.4	$\Omega$
<b>SWITCHING PARAMETERS</b>						
$Q_g(10\text{V})$	Total Gate Charge	$V_{GS}=10\text{V}, V_{DS}=15\text{V}, I_D=20\text{A}$		14.4	25	nC
$Q_g(4.5\text{V})$	Total Gate Charge			6.8	15	nC
$Q_{\text{gs}}$	Gate Source Charge			2.9		nC
$Q_{\text{gd}}$	Gate Drain Charge			2.5		nC
$t_{\text{D(on)}}$	Turn-On Delay Time	$V_{GS}=10\text{V}, V_{DS}=15\text{V}, R_L=0.75\Omega, R_{\text{GEN}}=3\Omega$		4.8		ns
$t_r$	Turn-On Rise Time			3.2		ns
$t_{\text{D(off)}}$	Turn-Off Delay Time			21		ns
$t_f$	Turn-Off Fall Time			3.8		ns
$t_{\text{rr}}$	Body Diode Reverse Recovery Time	$I_F=20\text{A}, dI/dt=500\text{A}/\mu\text{s}$		14		ns
$Q_{\text{rr}}$	Body Diode Reverse Recovery Charge	$I_F=20\text{A}, dI/dt=500\text{A}/\mu\text{s}$		24		nC

A. The value of  $R_{\theta JA}$  is measured with the device mounted on 1in<sup>2</sup> FR-4 board with 2oz. Copper, in a still air environment with  $T_A=25^\circ\text{C}$ . The Power dissipation  $P_{\text{DSM}}$  is based on  $R_{\theta JA}$   $t \leq 10\text{s}$  and the maximum allowed junction temperature of  $150^\circ\text{C}$ . The value in any given application depends on the user's specific board design.

B. The power dissipation  $P_D$  is based on  $T_{J(\text{MAX})}=150^\circ\text{C}$ , using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Repetitive rating, pulse width limited by junction temperature  $T_{J(\text{MAX})}=150^\circ\text{C}$ . Ratings are based on low frequency and duty cycles to keep initial  $T_J=25^\circ\text{C}$ .

D. The  $R_{\theta JA}$  is the sum of the thermal impedance from junction to case  $R_{\theta JC}$  and case to ambient.







E. The static characteristics in Figures 1 to 6 are obtained using <300μs pulses, duty cycle 0.5% max.






F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of  $T_{J(\text{MAX})}=150^\circ\text{C}$ . The SOA curve provides a single pulse rating.





G. The maximum current rating is limited by package.

H. These tests are performed with the device mounted on 1 in<sup>2</sup> FR-4 board with 2oz. Copper, in a still air environment with  $TA=25^\circ\text{C}$ .

COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE.

**Q1-CHANNEL: TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS**

**Fig 1: On-Region Characteristics (Note E)**

**Figure 2: Transfer Characteristics (Note E)**

**Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)**

**Figure 4: On-Resistance vs. Junction Temperature (Note E)**

**Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)**

**Figure 6: Body-Diode Characteristics (Note E)**

**Q1-CHANNEL: TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS**


**Q1-CHANNEL: TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS**

**Figure 12: Power De-rating (Note F)**

**Figure 13: Current De-rating (Note F)**

**Figure 14: Single Pulse Power Rating Junction-to-Ambient (Note H)**

**Figure 15: Normalized Maximum Transient Thermal Impedance (Note H)**

**Q2 Electrical Characteristics ( $T_J=25^\circ\text{C}$  unless otherwise noted)**

Symbol	Parameter	Conditions	Min	Typ	Max	Units
<b>STATIC PARAMETERS</b>						
$\text{BV}_{\text{DSS}}$	Drain-Source Breakdown Voltage	$I_D=10\text{mA}$ , $V_{GS}=0\text{V}$	30			V
$I_{\text{DSS}}$	Zero Gate Voltage Drain Current	$V_{DS}=30\text{V}$ , $V_{GS}=0\text{V}$ $T_J=55^\circ\text{C}$			0.5 100	mA
$I_{\text{GSS}}$	Gate-Body leakage current	$V_{DS}=0\text{V}$ , $V_{GS}=\pm 12\text{V}$			$\pm 100$	nA
$V_{\text{GS(th)}}$	Gate Threshold Voltage	$V_{DS}=V_{GS}$ $I_D=250\mu\text{A}$	1.2	1.6	2	V
$R_{\text{DS(ON)}}$	Static Drain-Source On-Resistance	$V_{GS}=10\text{V}$ , $I_D=20\text{A}$ $T_J=125^\circ\text{C}$		3.1 4.2	3.8 5.1	$\text{m}\Omega$
		$V_{GS}=4.5\text{V}$ , $I_D=20\text{A}$		3.9	4.9	$\text{m}\Omega$
$g_{\text{FS}}$	Forward Transconductance	$V_{DS}=5\text{V}$ , $I_D=20\text{A}$	160			S
$V_{\text{SD}}$	Diode Forward Voltage	$I_S=1\text{A}$ , $V_{GS}=0\text{V}$	0.52	0.65	0.65	V
$I_S$	Maximum Body-Diode Continuous Current <sup>G</sup>				36	A
<b>DYNAMIC PARAMETERS</b>						
$C_{\text{iss}}$	Input Capacitance	$V_{GS}=0\text{V}$ , $V_{DS}=15\text{V}$ , $f=1\text{MHz}$		3276		pF
$C_{\text{oss}}$	Output Capacitance			513		pF
$C_{\text{rss}}$	Reverse Transfer Capacitance			57		pF
$R_g$	Gate resistance	$V_{GS}=0\text{V}$ , $V_{DS}=0\text{V}$ , $f=1\text{MHz}$	0.3	0.7	1.1	$\Omega$
<b>SWITCHING PARAMETERS</b>						
$Q_g(10\text{V})$	Total Gate Charge	$V_{GS}=10\text{V}$ , $V_{DS}=15\text{V}$ , $I_D=20\text{A}$		49	68	nC
$Q_g(4.5\text{V})$	Total Gate Charge			20.6	30	nC
$Q_{\text{gs}}$	Gate Source Charge			7.0		nC
$Q_{\text{gd}}$	Gate Drain Charge			4.6		nC
$t_{\text{D(on)}}$	Turn-On Delay Time	$V_{GS}=10\text{V}$ , $V_{DS}=15\text{V}$ , $R_L=0.75\Omega$ , $R_{\text{GEN}}=3\Omega$		8.0		ns
$t_r$	Turn-On Rise Time			4.0		ns
$t_{\text{D(off)}}$	Turn-Off Delay Time			36.0		ns
$t_f$	Turn-Off Fall Time			3.0		ns
$t_{\text{rr}}$	Body Diode Reverse Recovery Time	$I_F=20\text{A}$ , $dI/dt=500\text{A}/\mu\text{s}$		13.6		ns
$Q_{\text{rr}}$	Body Diode Reverse Recovery Charge	$I_F=20\text{A}$ , $dI/dt=500\text{A}/\mu\text{s}$		24.7		nC

A. The value of  $R_{\text{QJA}}$  is measured with the device mounted on 1 in<sup>2</sup> FR-4 board with 2oz. Copper, in a still air environment with  $T_A=25^\circ\text{C}$ . The Power dissipation  $P_{\text{DSM}}$  is based on  $R_{\text{QJA}}$ ,  $t \leq 10\text{s}$  and the maximum allowed junction temperature of  $150^\circ\text{C}$ . The value in any given application depends on the user's specific board design.

B. The power dissipation  $P_D$  is based on  $T_{J(\text{MAX})}=150^\circ\text{C}$ , using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Repetitive rating, pulse width limited by junction temperature  $T_{J(\text{MAX})}=150^\circ\text{C}$ . Ratings are based on low frequency and duty cycles to keep initial  $T_J=25^\circ\text{C}$ .

D. The  $R_{\text{QJA}}$  is the sum of the thermal impedance from junction to case  $R_{\text{QJC}}$  and case to ambient.







E. The static characteristics in Figures 1 to 6 are obtained using <300 $\mu\text{s}$  pulses, duty cycle 0.5% max.






F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of  $T_{J(\text{MAX})}=150^\circ\text{C}$ . The SOA curve provides a single pulse rating.



G. The maximum current rating is limited by package.


H. These tests are performed with the device mounted on 1 in<sup>2</sup> FR-4 board with 2oz. Copper, in a still air environment with  $T_A=25^\circ\text{C}$ .




COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE.

**Q2-CHANNEL: TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS**


**Q2-CHANNEL: TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS**

**Figure 7: Gate-Charge Characteristics**

**Figure 8: Capacitance Characteristics**

**Figure 9: Maximum Forward Biased Safe Operating Area (Note F)**

**Figure 10: Single Pulse Power Rating Junction-to-Case (Note F)**

**Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)**

**Q2-CHANNEL: TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS**

**Figure 12: Power De-rating (Note F)**

**Figure 13: Current De-rating (Note F)**

**Figure 14: Single Pulse Power Rating Junction-to-Ambient (Note H)**

**Figure 15: Normalized Maximum Transient Thermal Impedance (Note H)**

**Gate Charge Test Circuit & Waveform**

**Resistive Switching Test Circuit & Waveforms**

**Unclamped Inductive Switching (UIS) Test Circuit & Waveforms**

**Diode Recovery Test Circuit & Waveforms**
