

Ph. 480-503-4295 | NOPP@FocusLCD.com

TFT | CHARACTER | UWVD | FSC | SEGMENT | CUSTOM | REPLACEMENT

TFT Display Module

Part Number E45RG64885LW2M350-N

Overview:

- 4.5-inch TFT: (61.90x96.04mm)
- 480(RGB)x854 pixels
- 3SPI+16/18/24-bit RGB Interface
- Top View
- White LED back-light

- Transmissive/ Normally White
- No Touch Panel
- 350 NITS
- Controller: ILI9806E
- RoHS Compliant



Description

This is a color active matrix TFT (Thin Film Transistor) LCD (Liquid Crystal Display) that uses amorphous silicon TFT as a switching device. This model is composed of a transmissive type TFT-LCD Panel, driver circuit and a backlight unit. The resolution of the 4.5" TFT-LCD contains 480x854 pixels and can display up to 65K/262K/16.7M colors.

TFT Features

Low Input Voltage: 3.3V (TYP) Display Colors: 65K/262K/16.7M TFT Interfaces: 3SPI+16/18/24-bit RGB


| General Information Items | Specification | Unit | Note |
|---------------------------|----------------------------------|---------|------|
| General mornation items | Main Panel | | |
| TFT Display area (AA) | 55.44 (H) x 98.64 (V) (4.5 inch) | mm | - |
| Driver element | TFT active matrix | - | - |
| Display colors | 65K/262K/16.7M | colors | - |
| Number of pixels | 480(RGB)x854 | dots | - |
| TFT Pixel arrangement | RGB vertical stripe | - | - |
| Pixel pitch | 0.1155 (H) x 0.1155 (V) | mm | - |
| Viewing angle | 12:00 | o'clock | - |
| TFT Controller IC | IL19806E | - | - |
| Display mode | Transmissive/ Normally White | - | - |
| Operating temperature | -20~+70 | °C | - |
| Storage temperature | -30~+80 | °C | - |

Mechanical Information


| Item | | Min | Тур. | Max | Unit | Note |
|----------------|--------------|-----|--------|-----|------|------|
| | Height (H) | | 61.54 | | mm | - |
| Module size | Vertical (V) | | 110.09 | | mm | - |
| 5120 | Depth (D) | | 2.55 | | mm | - |
| Weight | | | TBD | | g | - |



1. Block Diagram



2. Outline Dimensions





3. Input Terminal Pin Assignment

Recommended Connector: FH12S-45S-0.5SH(55)

| NO. | Symbol | Description | I/O |
|-------|----------|---|-----|
| 1 | XR(NC) | Touch panel right glass terminal | A/D |
| 2 | YD(NC) | Touch panel bottom film terminal | A/D |
| 3 | XL(NC) | Touch panel left glass terminal | A/D |
| 4 | YU(NC) | Touch panel top film terminal | A/D |
| 5 | GND | Ground | Р |
| 6 | GND | Ground | Р |
| 7 | VCI | Supply voltage (3.3V) | Р |
| 8 | IOVCC | I/O power supply voltage | Р |
| 9 | SDO | SPI interface output pin. The data is output on the falling edge of the SCL signal. If not used, leave open. | 0 |
| 10 | SDI | Data lane in 1 data lane serial interface. Latched on the rising edge of the SCL signal. | |
| 11 | SCL | "Data or command" in the parallel interface. When D/CX = '1', data is selected. When D/CX='0', command is selected. This pin is used as clock in serial interface, 3-wire 9-bit/ 4-wire 8-bit serial. When to used pin to VCI or GND. | I |
| 12 | CS | Chip select input pin ("low enable"). Fix to VCI or GND when not used. | Ι |
| 13 | RESET | Reset pin. Setting low initializes the LSI. Must be reset after power is supplied. | 1 |
| 14-37 | DB23-DB0 | 24-bit parallel bi-directional data bus for MCU system and RGB interface. Fix to GND when not used. | I/O |
| 38 | DE | Data enable signal for RGB interface. Fix to VCI or GND when not used. | 1 |
| 39 | DOTCLK | Dot clock signal for RGB interface. Fix to VCI or GND when not used. | 1 |
| 40 | HSYNC | Line synchronizing signal for RGB interface. Fix to VCI or GND when not used. | I |
| 41 | VSYNC | Frame synchronizing signal for RGB interface. Fix to VCI or GND when not used. | I |
| 42 | NC | | |
| 43 | LEDK | Cathode pin of backlight | Р |
| 44 | NC | | |
| 45 | LEDA | Anode pin of backlight | Р |

I: Input, O: Output, P: Power



4. LCD Optical Characteristics


4.1 Optical Specifications

| ltem | | Symbol | Condition | Min | Тур. | Max | Unit | Note |
|-----------------------------|---------|----------------|----------------|-------|-------|-------|--------|--------|
| Contrast R | atio | CR | | | 800 | | % | (2) |
| | Rising | TR | | | 4 | 8 | ms | |
| Response Time | Falling | TF | | | 12 | 24 | ms | (4) |
| Color Gan | nut | S | | | 58 | | % | (5) |
| | | Wx | θ=0 | 0.273 | 0.313 | 0.353 | | |
| | White | W _Y | Normal viewing | 0.290 | 0.330 | 0.370 | | |
| | Ded | R _x | angle | 0.604 | 0.624 | 0.644 |] | |
| Color Filter | Red | R _Y | angle | 0.327 | 0.357 | 0.377 | | |
| Chromaticity | Crear | Gx | | 0.343 | 0.363 | 0.383 | | (5)(6) |
| | Green | Gy | | 0.569 | 0.589 | 0.609 | | |
| | Dhua | Bx | | 0.128 | 0.148 | 0.168 | | |
| | Blue | B _Y | | 0.055 | 0.075 | 0.095 | | |
| | | ΘL | | 60 | 70 | | | |
| | Hor. | ΘR | CR≥10 | 60 | 70 | | doguoo | (1)(C) |
| Viewing Angle | | ΘΤ | | 60 | 70 | | degree | (1)(6) |
| | Ver. | ΘΒ | | 40 | 60 | | 1 | |
| Option View Direction 12:00 | | | | | | | | (1) |



Optical Specification Reference Notes:

(1) Definition of Viewing Angle: The viewing angle is the angle at which the contrast ratio is greater than 10. The viewing angles are determined for the horizontal or 3,9 o'clock direction and the vertical or 6,12 o'clock direction with respect to the optical axis which is normal to the LCD surface.



(2) Definition of Contrast Ratio (Cr): measured at the center point of panel. The contrast ratio (Cr) measured on a module, is the ratio between the luminance (Lw) in a full white area (R=G=B=1) and the luminance (Ld) in a dark area (R=G=B=0).


$$Cr = \frac{Lw}{Ld}$$

(3) Definition of transmittance (T%): The transmittance of the panel including the polarizers is measured with electrical driving. The equation for transmittance Tr is:

$$Tr = \frac{It}{Io} \times 100\%$$


Io = the brightness of the light source. It = the brightness after panel transmission

(4) Definition of Response Time (Tr, Tf): The rise time 'Tr' is defined as the time for luminance to change from 90% to 10% as a result of a change of the electrical condition. The fall time 'Tf' is defined as the time for luminance to change from 10% to 90% as a result of a change of the electrical condition.






(5) Definition of Color Gamut: Measuring machine CFT-01. NTSC's Primaries: R(x,y,Y),G(x,y,Y), B(x,y,Y). FPM520 of Westar Display Technologies, INC., which utilized SR-3 for Chromaticity and BM-5A for other optical characteristics.The color chromaticity shall be calculated from the spectral data measured with all pixels first in red, green, blue and white. Measurements shall be made at the center of the panel.



(6) Definition of Optical Measurement Setup:

The LCD module should be stabilized at a given temperature for 20 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting backlight for 20 minutes.





5. TFT Electrical Characteristics

5.1 Absolute Maximum Rating (Ta=25 °C, VSS=0V)

| Characteristics | Symbol | Min | Мах | Unit |
|----------------------------------|--------|------|-----|------|
| Digital Supply Voltage | VCI | -0.3 | 4.2 | v |
| Digital Interface Supply Voltage | ΙΟΥϹϹ | -0.3 | 3.3 | v |
| Operating Temperature | ТОР | -20 | +70 | °C |
| Storage Temperature | TST | -30 | +80 | °C |

NOTE: If the absolute maximum rating of the above parameters is exceeded, even momentarily, the quality of the product may be degraded. Absolute maximum ratings specify the values which the product may be physically damaged if exceeded. Be sure to use the product within the range of the absolute maximum ratings.

5.2 DC Electrical Characteristics

| Characteristics | Symbol | Min | Тур. | Max | Unit | Note |
|------------------------------------|--------|----------|---------|----------|------|------|
| Digital Supply Voltage | VCI | 2.5 | 2.8/3.3 | 3.6 | V | |
| Digital Interface Supply Voltage | IOVCC | 1.65 | 1.8 | 3.3 | V | |
| Normal Mode Current Consumption | IDD | | 26 | | mA | |
| | VIH | 0.7IOVCC | | IOVCC | V | |
| Level Input Voltage | VIL | GND | | 0.3IOVCC | V | |
| | VOH | 0.8IOVCC | | IOVCC | V | |
| Level Output Voltage | VOL | GND | | 0.2IOVCC | V | |




5.3 LED Backlight Characteristics

The backlight system is edge lighting type with 8 chips LED.

| Item | Symbol | Min | Тур. | Max | Unit | Note |
|-----------------|--------|-------|------|-----|-------|--------------|
| Forward Current | lF | 30 | 40 | | mA | |
| Forward Voltage | VF | | 12.8 | | V | |
| LCM Luminance | LV | 307 | | | cd/m2 | Note 3 |
| LED lifetime | Hr | 50000 | | | hour | Note1 & 2 |
| Uniformity | AVg | 80 | | | % | Note 3 |


Note 1: LED lifetime (Hr) can be defined as the time in which it continues to operate under the condition: Ta=25 ± 3 °C, typical IL value indicated in the above table until the brightness becomes less than 50%.

Note 2: The "LED lifetime" is defined as the module brightness decrease to 50% original brightness at Ta=25°C and IL = 40mA. The LED lifetime could be decreased if operating IL is larger than 40mA. The constant current driving method is suggested.



Backlight LED Circuit

Note 3: Luminance Uniformity of these 9 points is defined as below:




Luminance = <u>(Total Luminance of 9 points)</u> 9

Uniformity =<u>minimum luminance in 9 points(1-9)</u> maximum luminance in 9 points(1-9)




6. TFT AC Characteristics



6.1 Display Serial Interface Timing Characteristics (3-line SPI)

| Signal | Symbol | Parameter | Min | Max | Unit | Description | |
|----------|--------|------------------------------|----------------------------------|-----|------|-------------------|--|
| | tsc | SCL-CSX | 15 | - | ns | | |
| CSX | tchw | CSX H pulse width | 40 | - | ns | | |
| CSX | tcss | Chip select time (Write) | 60 | - | ns | | |
| | tcsh | Chip select hold time (Read) | 65 | - | ns | | |
| | twc | Serial clock cycle (Write) | 66 | - | ns | | |
| | twrh | SCL H pulse width (Write) | SCL H pulse width (Write) 15 - n | | ns | | |
| SCL | twrl | SCL L pulse width (Write) | 15 | - | ns | | |
| SCL | trc | Serial clock cycle (Read) | 150 | - | ns | | |
| | trdh | SCL H pulse width (Read) | 60 | - | ns | | |
| | trdl | SCL L pulse width (Read) | 60 | - | ns | | |
| 504 | tds | Data setup time (Write) | 10 | - | ns | When read ID data | |
| SDA | tdh | Data hold time (Write) | 10 | - | ns | When read ID data | |
| SDA/SDO | tacc | Access time (Read) | 10 | 50 | ns | For max, CL=30pF | |
| (Output) | toh | Output disale time (Read) | 15 | 50 | ns | For mini, CL=8pF | |





6.2 Parallel 24/18/16-bit RGB Interface Timing Characteristics

| Signal | Symbol | Parameter | Min | Max | Unit | Description |
|----------|-------------|--------------------------|-----|-----|------|-------------------|
| VS/ | tSYNCS | VSYNC/HSYNC setup time | 5 | - | ns | |
| HS | tSYNCH | VSYNC/HSYNC hold time | 5 | - | ns | |
| DE | tENS | ENABLE setup time | 5 | - | ns | |
| DE | tENH | ENABLE hold time | 5 | - | ns | |
| וסיככומט | tPOS | Data setup time | 5 | - | ns | 18/16-bit bus RGB |
| DB[23:0] | tPDH | Data hold time | 5 | - | ns | interface mode |
| | PWDH | DOTCLK high-level period | 13 | - | ns | |
| DCLK | PWDL | DOTCLK low-level period | 13 | - | ns | |
| PCLK | tCYCD | DOTCLK cycle time | | - | ns | |
| | trgbr,trgbf | | | 15 | ns | |




1 frame Vertical back porch VACT Vertical front porch VLW VBP VBP VLW VBP VLW. VSYNC i HSYNC ENABLE DCK Zoom in 1H (1 Line time) Horizontal back porch HACT Horizontal front porc HBP. HBP HFP HLW, HSYNC HLV DCK DTST ENABLE DB[23:0] IL J n. -Invalid data Valid data Invalid data VLW : VSYNC Low pulse Width HLW : HSYNC Low pulse Width DTST : Data Transfer Startup Time Pn : pixel 1, pixel 2..., pixel n.

| Parameter | Symbols | Condition | Min | Тур. | Max | Units |
|----------------------------|---------|-----------|------|------|------|--------|
| Frame Rate | FR | | 54 | | 66 | fps |
| Horizontal Low Pulse Width | HLW | | 1 | | - | DOTCLK |
| Horizontal Back Porch | HBP | | 2 | | 126 | DOTCLK |
| Horizontal Address | HACT | | | 480 | | DOTCLK |
| Horizontal Front Porch | HFP | | 2 | | - | DOTCLK |
| Vertical Low Pulse Width | VLW | | 1 | | 126 | Line |
| Vertical Back Porch | VBP | | 1 | | 126 | Line |
| Vertical Address | VACT | | | | 864 | Line |
| Vertical Front Porch | VFP | | 1 | | 255 | Line |
| Data Clock | DCLK | | 16.6 | | 41.7 | MHz |

6.3 DPI Interface Timing



6.4 Reset Timing




| Related Pins | Symbol | Parameter | Min | Max | Unit |
|--------------|--------|----------------------|-----|--------------------|------|
| | TRW | Reset pulse duration | 10 | - | us |
| RESX | TDT | Deastasaal | - | 5 (Note 1,5) | ms |
| | TRT | Reset cancel | | 120 (Note 1, 6, 7) | ms |

Notes:

- 1. The reset cancel includes also required time for loading ID bytes, VCOM setting and other settings from NVM (or similar device) to registers. This loading is done every time when there is HW reset cancel time (tRT) within 5ms after a rising edge of RESX.
- 2. Spike due to an electrostatic discharge on RESX line does not because irregular system reset according to the table below:

| RESX Pulse | Action |
|----------------------|----------------|
| Shorter than 5us | Reset Rejected |
| Longer than 9us | Reset |
| Between 5us and 9 us | Reset starts |

- 3. During the resetting period, the display will be blanked (the display is entering blanking sequence, which maximum time is 120ms, when reset starts in Sleep Out mode. The display remains the blank state in Sleep in mode) and then return to Default condition for Hardware Reset.
- 4. Spike Rejection also applies during a valid reset pulse as shown below:



- 5. When Reset applied during Sleep In Mode.
- 6. When Reset applied during Sleep Out Mode.
- 7. It is necessary to wait 5ms after releasing RESX before sending commands. Also Sleep Out command cannot be sent for 120ms.



7. Cautions and Handling Precautions

7.1 Handling and Operating the Module

- 1. When the module is assembled, it should be attached to the system firmly. Do not warp or twist the module during assembly work.
- 2. Protect the module from physical shock or any force. In addition to damage, this may cause improper operation or damage to the module and back-light unit.
- 3. Note that polarizer is very fragile and could be easily damaged. Do not press or scratch the surface.
- 4. Do not allow drops of water or chemicals to remain on the display surface. If you have the droplets for a long time, staining and discoloration may occur.
- 5. If the surface of the polarizer is dirty, clean it using some absorbent cotton or soft cloth.
- 6. The desirable cleaners are water, IPA (Isopropyl Alcohol) or Hexane. Do not use ketene type materials (ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride. It might permanent damage to the polarizer due to chemical reaction.
- 7. If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, legs, or clothes, it must be washed away thoroughly with soap.
- 8. Protect the module from static; it may cause damage to the CMOS ICs.
- 9. Use fingerstalls with soft gloves in order to keep display clean during the incoming inspection and assembly process.
- 10. Do not disassemble the module.
- 11. Protection film for polarizer on the module shall be slowly peeled off just before use so that the electrostatic charge can be minimized.
- 12. Pins of I/F connector shall not be touched directly with bare hands.
- 13. Do not connect, disconnect the module in the "Power ON" condition.
- 14. Power supply should always be turned on/off by the item Power On Sequence & Power Off Sequence

8.2 Storage and Transportation.

- 1. Do not leave the panel in high temperature, and high humidity for a long time. It is highly recommended to store the module with temperature from 0 to 35 °C and relative humidity of less than 70%
- 2. Do not store the TFT-LCD module in direct sunlight.
- 3. The module shall be stored in a dark place. When storing the modules for a long time, be sure to adopt effective measures for protecting the modules from strong ultraviolet radiation, sunlight, or fluorescent light.
- 4. It is recommended that the modules should be stored under a condition where no condensation is allowed. Formation of dewdrops may cause an abnormal operation or a failure of the module. In particular, the greatest possible care should be taken to prevent any module from being operated where condensation has occurred inside.
- 5. This panel has its circuitry FPC on the bottom side and should be handled carefully in order not to be stressed.