
SLLS092D - OCTOBER 1972 - REVISED APRIL 1998

- Single 5-V Supply
- Differential Line Operation
- Dual Channels
- TTL Compatibility
- ±15-V Common-Mode Input Voltage Range
- ±15-V Differential Input Voltage Range
- Individual Channel Strobes
- Built-In Optional Line-Termination Resistor
- Individual Frequency Response Controls
- Designed for Use With Dual Differential Drivers SN55183 and SN75183
- Designed to Be Interchangeable With National Semiconductor DS7820A and DS8820A

description

The SN55182 and SN75182 dual differential line receivers are designed to sense small differential signals in the presence of large common-mode noise. These devices give TTL-compatible output signals as a function of the polarity of the differential input voltage. The frequency response of each channel can be easily controlled by a single external capacitor to provide immunity to differential noise spikes. The output goes to a high level when the inputs are open circuited. A strobe input (STRB) is provided that, when in the low level, disables the receiver and forces the output to a high level.



NC - No internal connection

THE SN55182 IS NOT RECOMMENDED FOR NEW DESIGNS

The receiver is of monolithic single-chip construction, and both halves of the dual circuits use common power-supply and ground terminals.

The SN55182 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN75182 is characterized for operation from 0°C to 70°C.

INPU	OUTPUT					
STRB	VID	OUT				
L	Х	Н				
н	Н	Н				
н	L	L				
$H = V_1 > V_{111}$ min or V_{122} more						

FUNCTION TABLE




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




SLLS092D - OCTOBER 1972 - REVISED APRIL 1998

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the J, N, and W packages.


logic diagram (positive logic)



Pin numbers shown are for the J, N, and W packages.



SLLS092D - OCTOBER 1972 - REVISED APRIL 1998



Resistor values shown are nominal.

schematic (each receiver)

Pin numbers shown are for the J, N, and W packages.



SLLS092D - OCTOBER 1972 - REVISED APRIL 1998

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V_{CC} (see Note 1)8Common-mode input voltage, V_{IC} $\pm 20^{\circ}$ Differential input voltage, V_{ID} (see Note 2) $\pm 20^{\circ}$ Strobe input voltage, $V_{I(STRB)}$ 8Output sink current50 m.Continuous total power dissipation50 m.Storage temperature range, T_{stg} -65° C to 150° Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: N package 260° Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: J or W package 300°	V V A ole C C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: J or W package $\dots 300^{\circ}$ Case temperature for 60 seconds, T _c : FK package $\dots 260^{\circ}$	°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values, except differential voltages, are with respect to network ground terminal.

2. Differential voltage values are at the noninverting terminal with respect to the inverting terminal.

Dissifation Rating TABLE							
PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 125°C POWER RATING			
FK‡	1375 mW	11.0 mW/°C	880 mW	275 mW			
J‡	1375 mW	11.0 mW/°C	880 mW	275 mW			
N	1150 mW	9.2 mW/°C	736 mW	-			
w‡	1000 mW	8.0 mW/°C	640 mW	200 mW			

DISSIPATION RATING TABLE

[‡] In the FK, J, and W packages, SN55182 chips are alloy mounted.

recommended operating conditions

	SN55182			SN75182			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}	4.5	5	5.5	4.5	5	5.5	V
Common-mode input voltage, VIC			±15			±15	V
High-level strobe input voltage, VIH(STRB)	2.1		5.5	2.1		5.5	V
Low-level strobe input voltage, VIL(STRB)	0		0.9	0		0.9	V
High-level output current, IOH			-400			-400	μA
Low-level output current, IOL			16			16	mA
Operating free-air temperature, TA	-55		125	0		70	°C



SLLS092D - OCTOBER 1972 - REVISED APRIL 1998

electrical characteristics over recommended ranges of V_{CC}, V_{IC}, and operating free-air temperature (unless otherwise noted)

PARAMETER			TEST CONDITIONS [†]			TYP‡	MAX	UNIT
\/	Desitive going inc	Positive-going input threshold voltage		$V_{IC} = -3 V \text{ to } 3 V$			0.5	V
VIT+	Positive-going inpo	at threshold voltage	$I_{OH} = -400 \ \mu A$ $V_{IC} = -15 \ V \ to \ 15 \ V$				1	V
VIT-	Nogotivo going inr	out threshold voltage	V _O = 0.4 V,	$V_{IC} = -3 V \text{ to } 3 V$			-0.5	V
v -	Negative-going inp	di illeshold voltage	I _{OL} = 16 mA	$V_{IC} = -15 \text{ V}$ to 15 V			-1	v
V _{OH} High-level output voltage		VID = 1 V, V(STRE	s) = 2.1 V, I _{OH} = -400 μA	2.5	4.2	5.5	V	
VOH	r ligh-level output v	onage	$V_{ID} = -1 V, V_{(STR)}$	B) = 0.4 V, I _{OH} = -400 μA	2.5	4.2	5.5	v
VOL	Low-level output v	oltage	V _{ID} = -1 V, V _{(STR}	B) = 2.1 V, I _{OL} = 16 mA		0.25	0.4	V
			V _{IC} = 15 V			3	4.2	
łı	Input current	Inverting input	$V_{IC} = 0$		0	-0.5	mA	
			$V_{IC} = -15 V$			-3		-4.2
		Noninverting input	V _{IC} = 15 V			5		7
			V _{IC} = 0			-1		-1.4
			V _{IC} = -15 V		-7	-9.8		
IIH(STRB)	High-level strobe i	nput current	V _(STRB) = 5.5 V				5	μΑ
IIL(STRB)	Low-level strobe in	nput current	V(STRB) = 0			-1	-1.4	mA
r.	Input resistance	Inverting input			3.6	5		kΩ
r _i Input resistance		Noninverting input			1.8	2.5		K22
	Line-terminating re	esistance	T _A = 25°C		120	170	250	Ω
IOS	Short-circuit outpu	t current	V _{CC} = 5.5 V,	$V_{O} = 0$	-2.8	-4.5	-6.7	mA
	Supply current (average per receiver)		V _{IC} = 15 V,	$V_{ID} = -1 V$		4.2	6	
ICC			V _{IC} = 0,	$V_{ID} = -0.5 V$		6.8	10.2	mA
			V _{IC} = -15 V,	$V_{ID} = -1 V$		9.4	14	


[†] Unless otherwise noted, $V_{(STRB)} \ge 2.1$ V or open. [‡] All typical values are at $V_{CC} = 5$ V, $V_{IC} = 0$, and $T_A = 25^{\circ}C$.

switching characteristics, V_{CC} = 5 V, T_A = 25°C

	PARAMETER	TE	ST CONDITIC	NS	MIN	TYP	MAX	UNIT
^t PLH(D)	Propagation delay time, low- to high-level output from differential input	R _L = 400 Ω,	C _L = 15 pF,	see Figure 1		18	40	ns
^t PHL(D)	Propagation delay time, high- to low-level output from differential input	R _L = 400 Ω,	C _L = 15 pF,	see Figure 1		31	45	ns
^t PLH(S)	Propagation delay time, low- to high-level output from STRB input	RL = 400 Ω,	C _L = 15 pF,	see Figure 1		9	30	ns
^t PHL(S)	Propagation delay time, high- to low-level output from STRB input	R _L = 400 Ω,	C _L = 15 pF,	see Figure 1		15	25	ns



SLLS092D - OCTOBER 1972 - REVISED APRIL 1998



PARAMETER MEASUREMENT INFORMATION


VOLTAGE WAVEFORMS

- NOTES: A. The pulse generators have the following characteristics: $Z_O = 50 \ \Omega$, $t_f \le 10 \ ns$, $t_f \le 10 \ ns$, $t_W = 0.5 \pm 0.1 \ \mu s$, PRR $\le 1 \ MHz$. B. CL includes probe and jig capacitance.
 - C. All diodes are 1N3064 or equivalent.

Figure 1. Test Circuit and Voltage Waveforms




SLLS092D - OCTOBER 1972 - REVISED APRIL 1998



TYPICAL CHARACTERISTICS[†]




SLLS092D - OCTOBER 1972 - REVISED APRIL 1998



TYPICAL CHARACTERISTICS[†]




SLLS092D - OCTOBER 1972 - REVISED APRIL 1998



TYPICAL CHARACTERISTICS[†]



SLLS092D - OCTOBER 1972 - REVISED APRIL 1998




NOTE A: Figure 11 shows the maximum duration of the illustrated pulse that can be applied differently without the output changing from the low to high level.

Figure 11



SLLS092D - OCTOBER 1972 - REVISED APRIL 1998



TYPICAL CHARACTERISTICS[†]



SLLS092D - OCTOBER 1972 - REVISED APRIL 1998

$V_{CC} = 5 V$ $V_{CC} = 5 V$ 1/2 '183 1/2 '182 Ζ IN-В Inputs **0.002** μ**F** D (see Note A) OUT RT RTC $^{\wedge}$ Υ 100 pF IN+ (see Note B) Twisted STRB Pair --

APPLICATION INFORMATION

NOTES: A. When the inputs are open circuited, the output is high. A capacitor may be used for dc isolation of the line-terminating resistor. At the frequency of operation, the impedance of the capacitor should be relatively small.

GND

$$\begin{split} \text{Example: let} & \text{f} = 5 \text{ MHz} \\ & \text{C} = 0.002 \ \mu\text{F} \\ \text{Z}_{(\text{C})} &= \frac{1}{2\pi\text{fC}} = \frac{1}{2\pi(5 \times 10^6)(0.002 \times 10^{-6})} \\ \text{Z}_{(\text{C})} &\approx 16 \Omega \end{split}$$

GND

B. Use of a capacitor to control response time is optional.

Figure 14. Transmission of Digital Data Over Twisted-Pair Line



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated



>> Semiconductor Home > Products > Analog & Mixed-Signal > Interface Products > Transmitters and Receivers >

SN75182, DUAL DIFFERENTIAL LINE RECEIVER

Device Status: Active

- > Description
- > Features
- > Datasheets
- > Pricing/Samples/Availability
- > Application Notes
- > Related Documents
- > Development Tools
- > Applications

Parameter Name	SN75182
Receivers Per Package	2
Receiver tpd (ns)	45
Receiver (Vth) (mV)	1000
Supply Voltage(s) (V)	5
ICC (max) (mA)	10.2
Footprint	DS8820

Description

The SN55182 and SN75182 dual differential line receivers are designed to sense small differential signals in the presence of large common-mode noise. These devices give TTL-compatible output signals as a function of the polarity of the differential input voltage. The frequency response of each channel can be easily controlled by a single external capacitor to provide immunity to differential noise spikes. The output goes to a high level when the inputs are open circuited. A strobe input (STRB) is provided that, when in the low level, disables the receiver and forces the output to a high level.

The receiver is of monolithic single-chip construction, and both halves of the dual circuits use common power-supply and ground terminals.

The SN55182 is characterized for operation over the full military temperature range of -55° C to 125° C. The SN75182 is characterized for operation from 0°C to 70°C.

 $H = V_I \ge V_{IH} \text{ min or } V_{ID} \text{ more positive than } V_{TH} \text{ max}$ $L = V_I \le V_{IL} \text{ max or } V_{ID} \text{ more negative than } V_{TL} \text{ max}$ X = irrelevant

Features

- Single 5-V Supply
- Differential Line Operation
- Dual Channels
- TTL Compatibility
- ±15-V Common-Mode Input Voltage Range
- ±15-V Differential Input Voltage Range
- Individual Channel Strobes
- Built-In Optional Line-Termination Resistor
- Individual Frequency Response Controls
- Designed for Use With Dual Differential Drivers SN55183 and SN75183
- Designed to Be Interchangeable With National Semiconductor DS7820A and DS8820A

To view the following documents, <u>Acrobat Reader 3.x</u> is required.

To download a document to your hard drive, right-click on the link and choose 'Save'.

Datasheets

Full datasheet in Acrobat PDF: <u>slls092d.pdf</u> (190 KB) Full datasheet in Zipped PostScript: <u>slls092d.psz</u> (164 KB)

Pricing/Samples/Availability

Orderable Device	Package	<u>Pins</u>	<u>Temp (°C)</u>	<u>Status</u>	<u>Price/unit</u> <u>USD (100-999)</u>	Pack Qty	<u>Availability / Samples</u>
SN75182D	D	14	0 TO 70	NRND	2.00	50	Check stock or order
SN75182DR	D	14	0 TO 70	ACTIVE	1.70	2500	Check stock or order
SN75182N	N	14	0 TO 70	ACTIVE	2.00	25	Check stock or order
SN75182NS	<u>NS</u>	14	0 TO 70	ACTIVE			Check stock or order

Application Reports

- <u>422 AND 485 OVERVIEW AND SYSTEM CONFIGURATIONS</u> (SLLA070 Updated: 02/15/2000)
- ANALOG APPLICATIONS JOURNAL, FEBRUARY 2000 (SLYT012A Updated: 03/23/2000)
- ANALOG APPLICATIONS JOURNAL, NOVEMBER 1999 (SLYT010A Updated: 03/23/2000)
- <u>COMPARING BUS SOLUTIONS</u> (SLLA067 Updated: 03/06/2000)
- ELECTROSTATIC DISCHARGE APPLICATION NOTE (SSYA008 Updated: 05/05/1999)
- JITTER ANALYSIS (SLLA075 Updated: 03/31/2000)
- SKEW DEFINITIONS (SLLA060 Updated: 08/13/1999)
- THERMAL CHARACTERISTICS OF LINEAR AND LOGIC PACKAGES USING JEDEC PCB DESIGNS (SZZA017A - Updated: 09/15/1999)

Related Documents

• <u>A STATISTICAL SURVEY OF COMMON-MODE NOISE</u> (SLLA057, 131 KB - Updated: 12/23/1999)

Table Data Updated on: 6/2/2000

Search • Tech Support • Comments • Site Map • TI&ME

Home

(c) Copyright 2000 Texas Instruments Incorporated. All rights reserved. Trademarks, Important Notice!, Privacy Policy