

# MOSFET – Dual, N-Channel, Logic Level, POWERTRENCH®

40 V, 12 A, 8.2 m $\Omega$ 

# FDMC9430L-F085

#### **Features**

- Typical  $R_{DS(on)} = 6.3 \text{ m}\Omega$  at  $V_{GS} = 10 \text{ V}$ ,  $I_D = 12 \text{ A}$
- Typical  $Q_{g(tot)} = 15 \text{ nC}$  at  $V_{GS} = 10 \text{ V}$ ,  $I_D = 12 \text{ A}$
- UIS Capability
- This Device is Pb-Free, Halide Free and RoHS Compliant
- AEC Qualified AEC-Q101

### **Applications**


- Battery Protection
- Load Switching
- · Point of Load

### MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise noted)

Symbol	Parameter	Value	Unit
$V_{DSS}$	Drain-to-Source Voltage	40	V
$V_{GS}$	Gate-to-Source Voltage	±12	٧
I <sub>D</sub>		12	Α
	Pulsed Drain Current $T_C = 25^{\circ}C$	See Figure 4	
E <sub>AS</sub>	Single Pulse Avalanche Energy (Note 2)	21.6	mJ
$P_{D}$	Power Dissipation	11.4	W
	Derate Above 25°C	0.1	W/°C
T <sub>J</sub> , T <sub>stg</sub>	Operating and Storage Temperature	-55 to +150	°C
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	13	°C/W
$R_{\theta JA}$	Maximum Thermal Resistance, Junction-to-Ambient (Note 3)	65	°C/W


Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 1. Current is limited by bondwire configuration.
- 2. Starting  $T_J$  = 25°C, L = 0.3 mH,  $I_{AS}$  = 12 A,  $V_{DD}$  = 40 V during inductor charging and  $V_{DD}$  = 0 V during time in avalanche.
- 3.  $R_{\theta JA}$  is the sum of the junction–to–case and case–to–ambient thermal resistance, where the case thermal reference is defined as the solder mounting surface of the drain pins.  $R_{\theta JC}$  is guaranteed by design, while  $R_{\theta JA}$  is determined by the board design. The maximum rating presented here is based on mounting on a 1 in² pad of 2 oz copper.



WDFN8 3x3, 0.65P CASE 511DG

### **PIN ASSIGNMENT**



**Dual N-Channel MOSFET** 

#### MARKING DIAGRAM



XXXX = Specific Device Code A = Assembly Location

Y = Year

WW = Work Week
■ = Pb-Free Package

(Note: Microdot may be in either location)

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
FDMC9430L-F085	WDFN8 (Pb-Free, Halide Free)	3000 Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

## **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise specified)

Symbol	Parameter	Test Condition		Min	Тур	Max	Unit
OFF CHAR	ACTERISTICS						
B <sub>VDSS</sub>	Drain-to-Source Breakdown Voltage	I <sub>D</sub> = 250 μA, V <sub>GS</sub> = 0 V		40	-	-	V
I <sub>DSS</sub>	Drain-to-Source Leakage Current	V <sub>DS</sub> = 40 V, V <sub>GS</sub> = 0 V	T <sub>J</sub> = 25°C	-	-	1	μΑ
			T <sub>J</sub> = 150°C (Note 4)	-	-	0.2	mA
I <sub>GSS</sub>	Gate-to-Source Leakage Current	V <sub>GS</sub> = ±12 V		-	-	±100	nA
ON CHARA	CTERISTICS						
V <sub>GS(th)</sub>	Gate-to-Source Threshold Voltage	V <sub>GS</sub> = V <sub>DS</sub> , I <sub>D</sub> = 250 μA		1	1.8	3	V
R <sub>DS(on)</sub>	Drain-to-Source On Resistance	I <sub>D</sub> = 10 A, V <sub>GS</sub> = 4.5 V		-	8.9	11.5	mΩ
		I <sub>D</sub> = 12 A,	T <sub>J</sub> = 25°C	-	6.3	8.0	
		$V_{GS} = 10 \text{ V}$	T <sub>J</sub> = 150°C (Note 4)	-	10.2	13.0	
DYNAMIC C	CHARACTERISTICS						
C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> = 20 V, V <sub>GS</sub> = 0 V, f = 1 MHz		-	984	-	pF
C <sub>oss</sub>	Output Capacitance			-	315	_	
C <sub>rss</sub>	Reverse Transfer Capacitance			-	18	_	
Rg	Gate Resistance	V <sub>GS</sub> = 0.5 V, f = 1 MHz		-	1.1	-	Ω
Q <sub>g(ToT)</sub>	Total Gate Charge	V <sub>GS</sub> = 0 to 10 V V <sub>DD</sub> = 32 V,		-	15	22	nC
Q <sub>g(th)</sub>	Threshold Gate Charge	V <sub>GS</sub> = 0 to 1 V	$I_D = 12 \text{ A}$		0.9	-	
Q <sub>gs</sub>	Gate-to-Source Gate Charge			-	2.6	-	
$Q_{gd}$	Gate-to-Drain "Miller" Charge			-	2.1	-	
SWITCHING	CHARACTERISTICS						
t <sub>on</sub>	Turn-On Time	V <sub>DD</sub> = 20 V, I <sub>D</sub> = 1	2 A,	-	_	13	ns
t <sub>d(on)</sub>	Turn-On Delay	$V_{GS} = 10 \text{ V}, R_{GEN} = 6 \Omega$		-	7	-	
t <sub>r</sub>	Rise Time			-	2	-	
t <sub>d(off)</sub>	Turn-Off Delay			-	17	-	
t <sub>f</sub>	Fall Time			-	2	-	
t <sub>off</sub>	Turn-Off Time			-	-	28	
DRAIN-SOL	URCE DIODE CHARACTERISTICS						
V <sub>SD</sub>	Source-to-Drain Diode Voltage	I <sub>SD</sub> = 12 A, V <sub>GS</sub> = 0 V		-	-	1.2	V
		I <sub>SD</sub> = 6 A, V <sub>GS</sub> = 0	) V	-	-	1.1	
t <sub>rr</sub>	Reverse-Recovery Time	$V_{DD} = 32 \text{ V, I}_F = 12 \text{ A,}$ $dI_{SD}/dt = 100 \text{ A}/\mu\text{s}$		-	32	48	ns
Q <sub>rr</sub>	Reverse-Recovery Charge			-	16	24	nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

4. The maximum value is specified by design at T<sub>J</sub> = 150°C. Product is not tested to this condition in production.

#### **TYPICAL CHARACTERISTICS**




Figure 1. Normalized Power Dissipation vs.

Case Temperature




Figure 2. Maximum Continuous Drain Current vs. Case Temperature




Figure 3. Normalized Maximum Transient Thermal Impedance




Figure 4. Peak Current Capability

#### **TYPICAL CHARACTERISTICS**




Figure 5. Forward Bias Safe Operating Area




Figure 7. Transfer Characteristics





Figure 9. Saturation Characteristics



NOTE: Refer to onsemi Application Notes AN7514 and AN7515

Figure 6. Unclamped Inductive Switching Capability





Figure 8. Forward Diode Characteristics



 $V_{DS}$ , DRAIN TO SOURCE VOLTAGE (V)

Figure 10. Saturation Characteristics

#### **TYPICAL CHARACTERISTICS**




Figure 11. R<sub>DS(on)</sub> vs. Gate Voltage




Figure 12. Normalized R<sub>DS(on)</sub> vs. Junction Temperature




Figure 13. Normalized Gate Threshold Voltage vs. Temperature




Figure 14. Normalized Drain-to-Source Breakdown Voltage vs. Junction Temperature




Figure 15. Capacitance vs. Drain-to-Source Voltage




Figure 16. Gate Charge vs. Gate-to-Source Voltage


V<sub>GS,</sub> GATE TO SOURCE VOLTAGE (V)





POWERTRENCH is a registered trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.


#### WDFN8 3x3, 0.65P CASE 511DG ISSUE A

**DATE 12 FEB 2019** 









For additional information on our Pb-Free strategy and soldering details, please download the IIN Semiconductor Soldering and Mounting Techniques Reference Manual, SILLDERRY.D.

#### NOTES:

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- DIMENSION 6 APPLIES TO PLATED TERMINALS AND IS MEASURED BETWEEN 0.15 AND 0.30MM FROM THE TERMINAL TIP.
- COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

	MILLIMETERS			
DIM	MIN.	N□M.	MAX.	
Α	0.70	0.75	0.80	
A1	0.00		0.05	
A3	0.20 REF			
Ø	0.30	0.40		
b2	1.65 REF			
D	2.90	3.00	3.10	
D2	2.45	2.50	2.55	
E	2.90	3.00	3.10	
E2	1.40	1.50	1.60	
٩	0.65 BSC			
K	0.25			
К2	0.35 REF			
L	0.27	0.32	0.37	
L2	0.163 REF			

# GENERIC MARKING DIAGRAM\*



XXXX = Specific Device Code A = Assembly Location

Y = Year WW = Work Week ■ = Pb-Free Package

(Note: Microdot may be in either location)

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON13623G	Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	WDFN8 3x3, 0.65P		PAGE 1 OF 1	

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales