


1200 V, 350 A, Silicon Carbide, Half-Bridge Module

V <sub>DS</sub>	1200 V
I <sub>DS</sub>	350 A

### **Technical Features**

- Industry Standard 62mm Footprint
- Ultra Low Loss, High-Frequency Operation
- Zero Reverse Recovery from Diodes
- Zero Turn-off Tail Current from MOSFET
- Normally-off, Fail-safe Device Operation
- Copper Baseplate and Aluminum Nitride Insulator





## **Applications**

- Induction Heating
- Motor Drives
- Renewables
- Railway Auxiliary & Traction
- EV Fast Charging
- UPS and SMPS

### **System Benefits**

- 62mm Form Factor Enables System Retrofit
- Increased System Efficiency, due to Low Switching & Conduction Losses of SiC

## **Maximum Parameters (Verified by Design)**

Parameter	Symbol	Min.	Тур.	Max.	Unit	Test Conditions	Note	
Drain-Source Voltage	V <sub>DS</sub>			1200				
Gate-Source Voltage, Maximum Value	V <sub>GS max</sub>	-8		+19	V	Transient, <100 ns	F: 22	
Gate-Source Voltage, Recommended	V <sub>GS op</sub>	-4		+15		Static	Fig. 33	
DC Continuous Drain Current			417			$V_{GS} = 15 \text{ V}, T_C = 25 \text{ °C}, T_{VJ} \le 175 \text{ °C}$	Fig. 21	
	I <sub>D</sub>		318			$V_{GS} = 15 \text{ V}, T_C = 90 \text{ °C}, T_{VJ} \le 175 \text{ °C}$		
DC Course Dunin Coursent (Dinds)			440		A	$V_{GS} = -4 \text{ V}, \ T_C = 25 \text{ °C}, T_{VJ} \le 175 \text{ °C}$		
DC Source-Drain Current (Diode)	I <sub>SD</sub>		315			$V_{GS} = -4 \text{ V}, \ T_C = 90 \text{ °C}, T_{VJ} \le 175 \text{ °C}$		
Pulsed Drain Current	I <sub>D (pulsed)</sub>			700		$t_{P_{max}}$ limited by $T_{VJmax}$ $V_{GS} = 15 \text{ V}, \ T_C = 25 ^{\circ}\text{C}$		
Virtual Junction Temperature	т	-40		150	°C	Operation		
	T <sub>VJ op</sub>	-40		175		Intermittent with Reduced Life		

## MOSFET Characteristics (Per Position) ( $T_{vJ}$ = 25 °C unless otherwise specified)

Parameter	Symbol	Min.	Тур.	Max.	Unit	Test Conditions	Note	
Drain-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	1200				$V_{GS} = 0 \text{ V, T}_{VJ} = -40 \text{ °C}$		
Coto Thurshald Walter	.,	1.8	2.5	3.6	V	$V_{DS} = V_{GS}$ , $I_D = 85 \text{ mA}$		
Gate Threshold Voltage	$V_{GS(th)}$		2.0			$V_{DS} = V_{GS}$ , $I_D = 85$ mA, $T_{VJ} = 175$ °C		
Zero Gate Voltage Drain Current	I <sub>DSS</sub>		8.2	1128	μΑ	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 1200 V		
Gate-Source Leakage Current	I <sub>GSS</sub>		40	400	nA	V <sub>GS</sub> = 15 V, V <sub>DS</sub> = 0 V		
Drain-Source On-State Resistance			4.0	5.2		$V_{GS} = 15 \text{ V}, I_D = 350 \text{ A}$	Fig. 2 Fig. 3	
(Devices Only)	R <sub>DS(on)</sub>		6.5		mΩ	$V_{GS} = 15 \text{ V}, I_D = 350 \text{ A}, T_{VJ} = 150 \text{ °C}$		
			306			$V_{DS} = 20 \text{ V}, I_{D} = 350 \text{ A}$	Fig. 4	
Transconductance	g <sub>fs</sub>		292		S	$V_{DS} = 20 \text{ V}, I_{D} = 350 \text{ A}, T_{VJ} = 150 \text{ °C}$		
Turn-On Switching Energy, $T_{VJ}$ = 25 °C $T_{VJ}$ = 125 °C $T_{VJ}$ = 150 °C	E <sub>On</sub>		5.0 4.5 4.4			$V_{DD} = 600 \text{ V},$ $I_D = 350 \text{ A},$ $V_{GS} = -4 \text{ V}/15 \text{ V},$ $R_{G(OFF)} = 0.5 \Omega, R_{G(ON)} = 0.5 \Omega,$ $L = 25 \mu\text{H}$	Fig. 11 Fig. 13	
Turn-Off Switching Energy, $T_{VJ} = 25 ^{\circ}\text{C}$ $T_{VJ} = 125 ^{\circ}\text{C}$ $T_{VJ} = 150 ^{\circ}\text{C}$	E <sub>Off</sub>		4.8 4.8 4.9		mJ			
Internal Gate Resistance	R <sub>G(int)</sub>		2.53		Ω	f = 100 kHz, V <sub>AC</sub> = 25 mV		
Input Capacitance	C <sub>iss</sub>		25.7		_		Fig. 9	
Output Capacitance	C <sub>oss</sub>		1.8		nF	$V_{GS} = 0 \text{ V}, V_{DS} = 800 \text{ V},$ $V_{AC} = 25 \text{ mV}, f = 100 \text{ kHz}$		
Reverse Transfer Capacitance	C <sub>rss</sub>		44.5		pF	VAC 25 IIIV, I 100 KII2		
Gate to Source Charge	Q <sub>GS</sub>		268			$V_{DS} = 800 \text{ V}, V_{GS} = -4 \text{ V}/15 \text{ V},$		
Gate to Drain Charge	$Q_{\sf GD}$		244		nC	$I_D = 350 \text{ A},$		
Total Gate Charge	Q <sub>G</sub>		844			Per IEC60747-8-4 pg 21		
FET Thermal Resistance, Junction to Case	R <sub>th JC</sub>		0.116		°C/W		Fig. 17	

## Diode Characteristics (Per Position) (T<sub>VJ</sub> = 25 °C unless otherwise specified)

Parameter	Symbol	Min.	Тур.	Max.	Unit	Test Conditions	Notes
Diada Famuard Valtaga	V <sub>F</sub>		2.0		V	$V_{GS} = -4 \text{ V}, I_F = 350 \text{ A}, T_{VJ} = 25 ^{\circ}\text{C}$	F: - 7
Diode Forward Voltage			2.5			V <sub>GS</sub> = -4 V, I <sub>F</sub> = 350 A, T <sub>VJ</sub> = 150 °C	─ Fig. 7
Reverse Recovery Time	t <sub>rr</sub>		24.5		ns		
Reverse Recovery Charge	Qrr		5.0		μС	$V_{GS} = -4 \text{ V}, I_{SD} = 350 \text{ A}, V_{R} = 800 \text{ V}$ $di/dt = 13.0 \text{ A/ns}, T_{VJ} = 150 ^{\circ}\text{C}$	Fig. 32
Peak Reverse Recovery Current	I <sub>rrm</sub>		341		А	- di/dt = 15.0 A/113, TW = 150 C	
Reverse Recovery Energy, $T_{VJ}$ = 25 °C $T_{VJ}$ = 125 °C $T_{VJ}$ = 150 °C	E <sub>rr</sub>		1.7 2.0 2.0		mJ	$V_{DS} = 600 \text{ V}, \ I_D = 350 \text{ A}, \ V_{GS} = -4 \text{ V}/15 \text{ V}, \ R_{G(ext)} = 0.5 \Omega, \ L = 25 \ \mu\text{H}$	Fig. 14 Note 1
Diode Thermal Resistance, JCT. to Case	R <sub>th JC</sub>		0.112		°C/W		Fig. 18


<sup>&</sup>lt;sup>1</sup>SiC Schottky diodes do not have reverse recovery energy but still contribute capacitive energy.

## **Module Physical Characteristics**


Parameter	Symbol	Min.	Тур.	Max.	Unit	Test Conditions
B   B   1   M4 /H;   C:   \			1.31			$T_c = 25 ^{\circ}\text{C}$ , $I_{SD} = 350 \text{A}$ , Note 2
Package Resistance, M1 (High-Side)	R <sub>3-1</sub>		1.84		mΩ	T <sub>C</sub> = 125 °C, I <sub>SD</sub> = 350 A, Note 2
Package Resistance, M2 (Low-Side)	Б		1.26			$T_c = 25 ^{\circ}\text{C}$ , $I_{SD} = 350 \text{A}$ , Note 2
	R <sub>1-2</sub>		1.77			$T_C = 125 ^{\circ}\text{C}, I_{SD} = 350 \text{A}, \text{ Note 2}$
Stray Inductance	L <sub>Stray</sub>		11.1		nH	Between DC- and DC+, f = 10 MHz
Case Temperature	T <sub>c</sub>	-40		125	°C	
Mounting Torque	N4	4	5	5.5	N-m	Baseplate, M6-1.0 bolts
	$M_S$	4	5	5.5		Power Terminals, M6-1.0 bolts
Weight	W		300		g	
Case Isolation Voltage	V <sub>isol</sub>	5			kV	AC, 50 Hz, 1 minute
Clearance Distance		9				Terminal to Terminal
		30			]	Terminal to Baseplate
Creepage Distance		30			mm	Terminal to Terminal
		40				Terminal to Baseplate

#### Note


<sup>&</sup>lt;sup>2</sup>Total Effective Resistance (Per Switch Position) = MOSFET R<sub>DS(on)</sub> + Switch Position Package Resistance




**Figure 1.** Output Characteristics for Various Junction Temperatures




**Figure 3.** Normalized On-State Resistance vs. Junction Temperature




**Figure 5.**  $3^{rd}$  Quadrant Characteristic vs. Junction Temperatures at  $V_{GS} = 15 \text{ V}$ 




**Figure 2.** Normalized On-State Resistance vs. Drain Current for Various Junction Temperatures




**Figure 4.** Transfer Characteristic for Various Junction Temperatures




**Figure 6.**  $3^{rd}$  Quadrant Characteristic vs. Junction Temperatures at  $V_{GS} = 0 \text{ V (Diode)}$ 




**Figure 7.**  $3^{rd}$  Quadrant Characteristic vs. Junction Temperatures at  $V_{GS} = -4 \text{ V (Diode)}$ 



**Figure 9.** Typical Capacitances vs. Drain to Source Voltage (0 - 1200V)



**Figure 11.** Switching Energy vs. Drain Current  $(V_{DS} = 600 \text{ V})$ 



**Figure 8.** Typical Capacitances vs. Drain to Source Voltage (0 - 200V)







Figure 10. Threshold Voltage vs. Junction Temperature




**Figure 12.** Switching Energy vs. Drain Current ( $V_{DS} = 800 \text{ V}$ )




**Figure 13.** MOSFET Switching Energy vs. Junction Temperature




**Figure 15.** MOSFET Switching Energy vs. External Gate Resistance




**Figure 17.** MOSFET Junction to Case Transient Thermal Impedance,  $Z_{th,jc}$  (°C/W)



**Figure 14.** Reverse Recovery Energy vs. Junction Temperature



**Figure 16.** Reverse Recovery Energy vs. External Gate Resistance



**Figure 18.** Diode Junction to Case Transient Thermal Impedance,  $Z_{th,jc}$  (°C/W)






Figure 19. Switching Safe Operating Area



**Figure 21.** Continuous Drain Current Derating vs. Case Temperature



**Figure 23.** Typical Output Current Capability vs. Switching Frequency (Inverter Application)





Figure 20. Forward Bias Safe Operating Area (FBSOA)



**Figure 22.** Maximum Power Dissipation Derating vs. Case Temperature

## **Timing Characteristics**




Figure 24. Timing vs. Source Current




Figure 26. Timing vs. Junction Temperature




Figure 28. Timing vs. External Gate Resistance




Figure 25. dv/dt and di/dt vs. Source Current




Figure 27. dv/dt and di/dt vs. Junction Temperature




Figure 29. dv/dt and di/dt vs. External Gate Resistance

# 9

### **Definitions**




Figure 30. Turn-off Transient Definitions




Figure 32. Reverse Recovery Definitions







Figure 31. Turn-on Transient Definitions




**Figure 33.**  $V_{\rm GS}$  Transient Definitions

### **Schematic and Pin Out**







## **Package Dimension (mm)**



ΑI	103.5	±0.30
A2	60.44	±0.30
A3	98.25	±0.30
A4	54.22	±0.30
A5	5.25	±0.30
A6	6.22	±0.30
A7	3	±0.30
B1	23.75	±0.40
B2	51.75	±0.40
В3	79.75	±0.40
B4	(28)	REF.
B5	(17.43)	REF.
B6	30.23	±0.40
B7	(14)	REF.
B8	30.03	±0.40
C1	16.73	±0.40
C2	22.73	±0.40
C3	37.73	±0.40
C4	43.73	±0.40
C5	2.8	±0.40
C6	30.8	±0.50
C7	99.75	±0.40
C8	(6)	REF.
C9	(15)	REF.
D1	22.3	±0.30
D2	26.3	±0.30
D3	104.95	±0.30
D4	1.45	±0.40
D5	(24)	REF.
D6	(22)	REF.

DIMENSION TABLE
SYMBOL DIMENSION TOLERANCE





### **Supporting Links & Tools**

### **Evaluation Tools & Support**

- CAS350M12BM3 PLECS Model
- KIT-CRD-CIL12N-BM: Dynamic Performance Evaluation Board for the BM2 and BM3 Module
- SpeedFit 2.0 Design Simulator™
- Technical Support Forum

### **Dual-Channel Gate Driver Board**

- CGD1200HB2P-BM3: Dual Channel Differential Isolated Half Bridge Gate Driver Board
- CGD12HB00D: Differential Transceiver Daughter Board Companion Tool for Differential Gate Drivers

### **Application Notes**

- CPWR-AN35: 62mm Module Thermal Interface Material Application Note
- CPWR-AN34: 62mm Module Mounting Guide Application Note
- CPWRAN12: Understanding the Effects of Parasitic Inductance Part 1.
- CPWRAN13: Understanding the Effects of Parasitic Inductance Part 2.

### Notes & Disclaimer

This document and the information contained herein are subject to change without notice. Any such change shall be evidenced by the publication of an updated version of this document by Cree. No communication from any employee or agent of Cree or any third party shall effect an amendment or modification of this document. No responsibility is assumed by Cree for any infringement of patents or other rights of third parties which may result from use of the information contained herein. No license is granted by implication or otherwise under any patent or patent rights of Cree.

Notwithstanding any application-specific information, guidance, assistance, or support that Cree may provide, the buyer of this product is solely responsible for determining the suitability of this product for the buyer's purposes, including without limitation for use in the applications identified in the next bullet point, and for the compliance of the buyers' products, including those that incorporate this product, with all applicable legal, regulatory, and safety-related requirements.

This product has not been designed or tested for use in, and is not intended for use in, applications in which failure of the product would reasonably be expected to cause death, personal injury, or property damage, including but not limited to equipment implanted into the human body, life-support machines, cardiac defibrillators, and similar emergency medical equipment, aircraft navigation, communication, and control systems, aircraft power and propulsion systems, air traffic control systems, and equipment used in the planning, construction, maintenance, or operation of nuclear facilities.

### **RoHS Compliance**

The levels of RoHS restricted materials in this product are below the maximum concentration values (also referred to as the threshold limits) permitted for such substances, or are used in an exempted application, in accordance with EU Directive 2011/65/EC (RoHS2), as implemented January 2, 2013. RoHS Declarations for this product can be obtained from your Cree representative or from the Product Documentation sections of www.cree.com.

### **REACh Compliance**

REACh substances of high concern (SVHCs) information is available for this product. Since the European Chemical Agency (ECHA) has published notice of their intent to frequently revise the SVHC listing for the foreseeable future, please contact your Cree representative to ensure you get the most up-to-date REACh SVHC Declaration. REACh banned substance information (REACh Article 67) is also available upon request.

### **Contact info:**

4600 Silicon Drive Durham, NC 27703 USA Tel: +1.919.313.5300 www.wolfspeed.com/power