## **STF8N90K5**



# N-channel 900 V, 0.60 Ω typ., 8 A MDmesh™ K5 Power MOSFET in a TO-220FP package

Datasheet - production data





Figure 1: Internal schematic diagram



### **Features**

Order code	V <sub>DS</sub>	R <sub>DS(on)</sub> max.	ΙD
STF8N90K5	900 V	0.68 Ω	8 A

- Industry's lowest R<sub>DS(on)</sub> x area
- Industry's best FoM (figure of merit)
- Ultra-low gate charge
- 100% avalanche tested
- Zener-protected

### **Applications**

• Switching applications

### **Description**

This very high voltage N-channel Power MOSFET is designed using MDmesh™ K5 technology based on an innovative proprietary vertical structure. The result is a dramatic reduction in on-resistance and ultra-low gate charge for applications requiring superior power density and high efficiency.

Table 1: Device summary

Order code	Marking	Package	Packing
STF8N90K5	8N90K5	TO-220FP	Tube

Contents STF8N90K5

# Contents

1	Electric	cal ratings	3
2	Electric	cal characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	œuits	8
4	Packag	e information	9
	4.1	TO-220FP package information	10
5	Revisio	on history	12

STF8N90K5 Electrical ratings

# 1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter		Unit
V <sub>GS</sub>	Gate-source voltage	±30	V
I <sub>D</sub> <sup>(1)</sup>	Drain current (continuous) at T <sub>C</sub> = 25 °C	8	Α
I <sub>D</sub> <sup>(1)</sup>	Drain current (continuous) at T <sub>C</sub> = 100 °C	5	Α
I <sub>D</sub> <sup>(2)</sup>	Drain current pulsed	32	Α
P <sub>TOT</sub>	Total dissipation at $T_C = 25$ °C	30	W
V <sub>ISO</sub>	Insulation withstand voltage (RMS) from all three leads to external heat sink (t = 1 s; $T_C$ = 25 °C)	2500	V
dv/dt (3)	Peak diode recovery voltage slope	4.5	\//
dv/dt (4)	MOSFET dv/dt ruggedness	50	V/ns
Tj	Operating junction temperature range	EE to 150	°C
T <sub>stg</sub>	Storage temperature range	-55 to 150	C

#### Notes:

Table 3: Thermal data

Symbol	Parameter		Unit
R <sub>thj-case</sub>	Thermal resistance junction-case	4.2	°C/W
R <sub>thj-amb</sub>	Thermal resistance junction-ambient	62.5	°C/W

**Table 4: Avalanche characteristics** 

Symbol	Parameter		Unit
I <sub>AR</sub>	Avalanche current, repetitive or not repetitive (pulse width limited by T <sub>J</sub> max)		Α
E <sub>AS</sub>	Single pulse avalanche energy (starting $T_J = 25$ °C, $I_D = I_{AR}$ , $V_{DD} = 50$ V)		mJ

<sup>&</sup>lt;sup>(1)</sup>Limited by maximum junction temperature.

<sup>(2)</sup>Pulse width limited by safe operating area

 $<sup>^{(3)}</sup>I_{SD} \le 8$  A, di/dt  $\le 100$  A/ $\mu$ s;  $V_{DS}$  peak  $\le V_{(BR)DSS}$ 

 $<sup>^{(4)}</sup>V_{DS} \le 720 \ V$ 

Electrical characteristics STF8N90K5

### 2 Electrical characteristics

T<sub>C</sub> = 25 °C unless otherwise specified

Table 5: On/off-state

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	900			٧
		$V_{GS} = 0 \text{ V}, V_{DS} = 900 \text{ V}$			1	μΑ
IDSS	Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 900 \text{ V},$ $T_{C} = 125 \text{ °C}^{(1)}$			50	μΑ
I <sub>GSS</sub>	Gate body leakage current	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			±10	μΑ
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}, \ I_D = 100 \ \mu A$	3	4	5	V
R <sub>DS(on)</sub>	Static drain-source on-resistance	$V_{GS} = 10 \text{ V}, I_D = 4 \text{ A}$		0.60	0.68	Ω

#### Notes:

Table 6: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	426	-	pF
Coss	Output capacitance	$V_{DS} = 100 \text{ V}, f = 1 \text{ MHz}, $ $V_{GS} = 0 \text{ V}$	-	41	-	pF
Crss	Reverse transfer capacitance	Vas – V	-	1.2	-	pF
C <sub>o(tr)</sub> (1)	Equivalent capacitance time related	V <sub>DS</sub> = 0 to 720 V,	-	75	-	рF
C <sub>o(er)</sub> <sup>(2)</sup>	Equivalent capacitance energy related	V <sub>GS</sub> = 0 V	-	28	-	рF
Rg	Intrinsic gate resistance	f = 1 MHz , I <sub>D</sub> = 0 A	-	7	-	Ω
Qg	Total gate charge	$V_{DD} = 720 \text{ V}, I_D = 8 \text{ A},$	-	11	-	nC
Q <sub>gs</sub>	Gate-source charge	V <sub>GS</sub> = 10 V	-	3.5	-	nC
Q <sub>gd</sub>	Gate-drain charge	(see Figure 15: "Test circuit for gate charge behavior")	-	4.8	-	nC

#### Notes:

 $<sup>\</sup>ensuremath{^{(1)}}\mbox{Defined}$  by design, not subject to production test.

 $<sup>^{(1)}</sup>$ Time related is defined as a constant equivalent capacitance giving the same charging time as Coss when  $V_{DS}$  increases from 0 to 80%  $V_{DSS}$ 

 $<sup>^{(2)}</sup>$ Energy related is defined as a constant equivalent capacitance giving the same stored energy as Coss when  $V_{DS}$  increases from 0 to 80%  $V_{DSS}$ 

Table 7: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	$V_{DD} = 450 \text{ V}, I_D = 4 \text{ A},$	ı	14.7	1	ns
tr	Rise time	$R_G = 4.7 \Omega$ , $V_{GS} = 10 V$ (see Figure 14: "Test circuit for	ı	13.2	1	ns
t <sub>d(off)</sub>	Turn-off delay time	resistive load switching times"	ı	36.4	1	ns
<b>t</b> f	Fall time	and Figure 19: "Switching time waveform")	-	13.5	-	ns

Table 8: Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub>	Source-drain current		-		8	Α
I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current (pulsed)		ı		32	Α
V <sub>SD</sub> <sup>(2)</sup>	Forward on voltage	$I_{SD} = 8 A, V_{GS} = 0 V$	1		1.5	V
t <sub>rr</sub>	Reverse recovery time	$I_{SD} = 8 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s},$	1	371		ns
Qrr	Reverse recovery charge	$V_{DD} = 60 \text{ V}$	-	4.27		μC
I <sub>RRM</sub>	Reverse recovery current	(see Figure 16: "Test circuit for inductive load switching and diode recovery times")	-	23		Α
t <sub>rr</sub>	Reverse recovery time	$I_{SD} = 8 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s},$	-	582		ns
Qrr	Reverse recovery charge	$V_{DD} = 60 \text{ V}, T_j = 150 \text{ °C}$	-	5.73		μC
IRRM	Reverse recovery current	(see Figure 16: "Test circuit for inductive load switching and diode recovery times")	1	19.7		Α

#### Notes:

Table 9: Gate-source Zener diode


Symbol	Parameter	Test conditions	Min	Тур.	Max	Unit
V (BR)GSO	Gate-source breakdown voltage	$I_{GS}=\pm 1mA,\ I_{D}=0A$	30	1	ı	V

The built-in back-to-back Zener diodes are specifically designed to enhance the ESD performance of the device. The Zener voltage facilitates efficient and cost-effective device integrity protection, thus eliminating the need for additional external componentry.

<sup>(1)</sup>Pulse width limited by safe operating area

 $<sup>^{(2)}</sup>$ Pulsed: pulse duration = 300  $\mu$ s, duty cycle 1.5%

### 2.1 Electrical characteristics (curves)









Figure 4: Output characteristics

| Comparison of the characteristics | GADG2211201615510CH |
| Comparison of the characterist










STF8N90K5 Electrical characteristics

Figure 9: Normalized gate threshold voltage vs temperature V<sub>GS(th)</sub> (norm.) GADG241120160846VTH 1.4 1.2 0.8  $I_D = 100 \, \mu A$ 0.6 0.4 0.2 -75 -25 25 75 125 T<sub>J</sub> (℃)

Figure 10: Normalized on-resistance vs temperature  $R_{DS(on)}$  (norm.) 2.6 2.2 1.8  $V_{GS} = 10 \text{ V}$  1.4 1 0.6 0.2 -75 -25 25 75 125  $T_{J}$  ( $^{\circ}$ C)










Test circuits STF8N90K5

### 3 Test circuits







STF8N90K5 Package information

# 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

# 4.1 TO-220FP package information

Figure 20: TO-220FP package outline




Table 10: TO-220FP package mechanical data

Dim	mm				
Dim.	Min.	Тур.	Max.		
Α	4.4		4.6		
В	2.5		2.7		
D	2.5		2.75		
Е	0.45		0.7		
F	0.75		1		
F1	1.15		1.70		
F2	1.15		1.70		
G	4.95		5.2		
G1	2.4		2.7		
Н	10		10.4		
L2		16			
L3	28.6		30.6		
L4	9.8		10.6		
L5	2.9		3.6		
L6	15.9		16.4		
L7	9		9.3		
Dia	3		3.2		

Revision history STF8N90K5

# 5 Revision history

**Table 11: Document revision history** 

Date	Revision	Changes
28-Nov-2016	1	First release

#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved

