Dual Output 4 Phase Plus 1 Phase Digital Controller with SVI2 Interface for Desktop and Notebook CPU Applications

The NCP81022 dual output four plus one phase buck solution is optimized for AMD® SVI2 CPUs. The controller combines true differential voltage sensing, differential inductor DCR current sensing, input voltage feed−forward, and adaptive voltage positioning to provide accurately regulated power for both desktop and notebook applications.

The control system is based on Dual−Edge pulse−width modulation (PWM) combined with DCR current sensing providing an ultra fast initial response to dynamic load events and reduced system cost. The NCP81022 provides the mechanism to shed to single phase during light load operation and can auto frequency scale in light load conditions while maintaining excellent transient performance.

Dual high performance operational error amplifiers are provided to simplify compensation of the system. Patented Dynamic Reference Injection further simplifies loop compensation by eliminating the need to compromise between closed−loop transient response and Dynamic VID performance. Patented Total Current Summing provides highly accurate current monitoring for droop and digital current monitoring.

Features

- Meets AMD'S SVI2 Specifications
- Four phase CPU Voltage Regulator
- One phase North Bridge Voltage Regulator
- Current Mode Dual Edge Modulation for Fast Initial Response to Transient Loading
- Dual High Performance Operational Error Amplifier
- One Digital Soft Start Ramp for Both Rails
- Dynamic Reference Injection
- Accurate Total Summing Current Amplifier
- DAC with Droop Feed−forward Injection
- Dual High Impedance Differential Voltage and Total Current Sense Amplifiers
- Phase−to−Phase Dynamic Current Balancing
- "Lossless" DCR Current Sensing for Current Balancing
- Summed Compensated Inductor Current Sensing for Droop
- True Differential Current Balancing Sense Amplifiers for Each Phase
- Adaptive Voltage Positioning (AVP)
- Switching Frequency Range of 240 kHz 1.0 MHz

ORDERING INFORMATION

See detailed ordering and shipping information on page [40](#page-39-0) of this data sheet.

- Startup into Pre−Charged Loads while avoiding False OVP
- Power Saving Phase Shedding
- Vin Feed Forward Ramp Slope
- Pin Programming for Internal SVI2 Parameters
- Over Voltage Protection (OVP) and Under Voltage Protection (UVP)
- Over Current Protection (OCP)
- Dual Power Good Output with Internal Delays
- These Devices are Pb−Free and Halogen Free

Applications

- Desktop and Notebook Processors
- Gaming

Figure 1. Block Diagram

QFN52 PIN LIST DESCRIPTION

www.onsemi.com

QFN52 PIN LIST DESCRIPTION

ABSOLUTE MAXIMUM RATINGS

ELECTRICAL INFORMATION

*All signals referenced to GND unless noted otherwise.

THERMAL INFORMATION

*The maximum package power dissipation must be observed.

1. JESD 51−5 (1S2P Direct−Attach Method) with 0 LFM

2. JESD 51−7 (1S2P Direct−Attach Method) with 0 LFM

NCP81022 (4+1) ELECTRICAL CHARACTERISTICS

NCP81022 (4+1) ELECTRICAL CHARACTERISTICS

NCP81022 (4+1) ELECTRICAL CHARACTERISTICS

NCP81022 (4+1) ELECTRICAL CHARACTERISTICS

NCP81022 (4+1) ELECTRICAL CHARACTERISTICS

SVI2 INTERFACE

SVD SERIAL PACKET BIT DESCRIPTION

SVI2 Interface

The NCP81022 is design to accept commands over AMD's SVI2 bus. The communication is accomplished using three lines, a data line SVD, a clock line SVC and a telemetry line SVT. The SVD line can be used not only to set the voltage level of the Main rail and North bridge rail, but can also set the load line slope, programmed offset and also the PSI (power state indicator bits). The SVT line from the NCP81022 communicates voltage, current and status updates back to the processor.

Power State Indicator (PSI)

The SVI2 protocol defines two PSI levels, PSI0 and PSI1. These are active low signals which indicate when the NCP81022 can enter low power states to improve system efficiency and performance. Increasing levels of PSI state indicates low current consumption of the processor.

It is possible for the processor to assert PSI0 and PSI1 out of order i.e. to enter PSI1 prior to PSI0 however; PSI0 always takes priority over PSI1.

With increasing load current demand the number of active phases increase instantaneous. The NCP81022 can potentially change from single−phase to user−configured multiphase operation in a single step, depending on PSI state.

PSI0 is activated once the system power is in the region of 20−30 A, in this mode the NCP81022 controller reduces the number of phases in operation thus reducing switching losses of the system. If the current continues to drop to 1–3 A PSI1 is asserted and the NCP81022 enters diode emulation mode, operating in single phase mode. See below table for PSI mode operation.

Telemetry

The TFN bit along with the VDD and VDDNB domain selectors are used to change the functionality of the telemetry. See table below for description.

Loadline Slope

Within the SVI2 protocol the NCP81022 controller has the ability to manipulate the loadline slope of both the VDD and VDDNB rails independently of each other, when Enable and PWROK are asserted. Loadline slope trim information is transmitted in 3 bits , 22:24, over the SVD packet. Please see table below for description.

Offset Trim

Within the SVI2 protocol the NCP81022 controller has the ability to manipulate the offset of both the VDD and VDDNB rails independently of each other, when Enable and PWROK are asserted. Descriptions of offset codes are described below.

SVT Serial Packet

The NCP81022 has the ability to sample and report voltage and current for both the VDD and VDDNB domain. This information is reported serially over the SVT line which is clocked using the processor driven SVC line. When the PWROK is deasserted, the NCP81022 is not collecting or reporting telemetry information. When PWROK is asserted, the telemetry information reported back is as described below. If the NCP81022 is configured in voltage only telemetry then the sampled voltage for VDD and the sampled voltage for the VDDNB are sent together in every SVT telemetry packet.

If the NCP81022 is configured in voltage and current mode then the samples voltage and current information for VDD is sent out in one SVT telemetry packet while the voltage and current information for the VDDNB domain is sent out in the next SVT telemetry packet. The telemetry report rate while the NCP81022 is in current and voltage mode, is double that which is observed in voltage only mode. The reported voltage and current are moving average representations.

SVI2 VR to Processor Data Communication

As described previously the NCP81022 has the ability to send digitally encoded voltage and current values for the VDD and VDDNB domains to the processor, it also has the capability to send VID On The Fly (VOTF) complete mechanism. The processor uses this information as an indicator for when the VDD, VDDNB are independently, or collectively, at the requested stepped−up VID voltage. The VOTF complete mechanism is not used for VID changes to lower or for repeated VID codes.

VOTF Complete is transmitted as an SVT packet. Since a VOTF request could apply to one or two voltage domains, rules are suggested below to handle these cases.

Figure 5. Slew Rate Timing

 $*$ Max Tsc =5 µs

- Telemetry takes priority over VOTF Complete signals
- VOTF complete can be sent if the net voltage change is 0 or negative
- VOTF Complete is only used to indicate that a rail(s) has finish slewing to a higher voltage.
- If a VOTF request for a higher voltage is sent for both VDD and VDDNB rails, but only domain will go up in voltage then the returned VOTF Complete will indicate that the increasing domain has finished slewing
- If the processor starts a VOTF request but the VOTF is incomplete then the NCP81022 will not sent the VOTF Complete sequence until after the new VOTF request.

- If the processor is sending a SVD packet when the NCP81022 is sending telemetry packet to send, then the NCP81022 waits to send the telemetry until after the SVD packet has stopped transmitting.
- If the processor stops sending the SVD packet while the NCP81022 is sending telemetry then no action has to be taken, the NCP81022 shifts in the new SVD packet and finishes sending the telemetry while the processor is sending the SVD packet.
- SVT packets are not sent while PWROK is deasserted
- The NCP81022 will not collect or send telemetry data when telemetry functionality is disabled by the TFN bits

The following timing diagrams cover the SVC, SVD and SVT timing when PWROK is asserted and data is being transmitted, the table that follows defines the min and max value for each timing specification.

Figure 6. SDV SVC Timing

Figure 7. SVT Stop Timing

Figure 8. SVD or SVT Re−Start Timing

Figure 9. SVT start and Stop timing

Table 2. SVI2 BUS TIMING PARAMETERS FOR 3.33 MHz OR 20 MHz OPERATION

Slew Rate

Slew rate is programmable on power up; a resistor from the SR pin to ground sets the slew rate. Each rail can be programmed independently between $10 \text{ mV/}\mu\text{s}$, see table below for resistor values.

BOOT VOLTAGE PROGRAMMING

The NCP81022 has a VBOOT voltage register that can be externally programmed for both Main Rail and North Bridge boot−up output voltage. The VBOOT voltage can be programmed when PWROK is deasserted, through the logic levels present on SVC and SVD. The table below defines the Boot−VID codes

BOOT VOLTAGE TABLE:

ADDRESSING PROGRAMMING

The NCP81102 supports eight possible SMBus Addresses. Pin 28 (PWM4) is used to set the SMBus Address. On power up a 10 µA current is sourced from this pin through a resistor connected to this pin and the resulting voltage is measured. The Table below provides the resistor values for each corresponding SMBus Address. The address value is latched at startup.

Table 3. SMBus ADDRESS

Programming the ICC_Max

A resistor to ground on the IMAX pin program the ICC_Max value at the time the NCP81022 in enabled. 10 μ A is sourced from this pin to generate a voltage on the program resistor. The resistor value should be no less than 10k.

$$
R_{\text{ICC_MAX}} = \frac{(2 * \text{ICC_MAX})}{(10\mu * 256)}
$$

Remote Sense Amplifier

A high performance high input impedance true differential amplifier is provided to accurately sense the output voltage of the regulator. The VSP and VSN inputs should be connected to the regulator's output voltage sense points. The remote sense amplifier takes the difference of the output voltage with the DAC voltage and adds the droop voltage to:

$$
V_{\text{DIFF}} = (V_{\text{VSP}} - V_{\text{VSN}}) + (1.3 V - V_{\text{DAC}}) + (V_{\text{DROOP}} - V_{\text{CSREF}})
$$

This signal then goes through a standard error compensation network and into the inverting input of the error amplifier. The non−inverting input of the error amplifier is connected to the same 1.3 V reference used for the differential sense amplifier output bias.

High Performance Voltage Error Amplifier

A high performance error amplifier is provided for high bandwidth transient performance. A standard type 3 compensation circuit is normally used to compensate the system.

Differential Current Feedback Amplifiers

Each phase has a low offset differential amplifier to sense that phase current for current balance and per phase OCP protection during soft−start. The inputs to the CSREF and CSPx pins are high impedance inputs. It is recommended that any external filter resistor RCSN not exceed 10 k Ω to avoid offset issues with leakage current. It is also recommended that the voltage sense

element be no less than $0.5 \text{ m}\Omega$ for accurate current balance, user care should be taken in board design if lower DCR inductor are used as this may affect the current balance in light load conditions. Fine tuning of this time constant is generally not required.

Figure 10. Differential Current Feedback

The individual phase current is summed into to the PWM comparator feedback in this way current is balanced is via a current mode control approach.

Total Current Sense Amplifier

The NCP81022 uses a patented approach to sum the phase currents into a single temperature compensated total current signal. This signal is then used to generate the output voltage droop, total current limit, and the output current monitoring functions. The total current signal is floating with respect to CSREF. The current signal is the difference between CSCOMP and CSREF. The Ref (n) resistors sum the signals from the output side of the inductors to create a low impedance virtual ground. The amplifier actively filters and gains up the voltage applied across the inductors to recover the voltage drop across the inductor series resistance (DCR). Rth is placed near an inductor to sense the temperature of the inductor. This allows the filter time constant and gain to be a function of the Rth NTC resistor and compensate for the change in the DCR with temperature.

Figure 11. Current Sense Amplifier

The DC gain equation for the current sensing:

$$
V_{\text{CSCOMP-CSREF}} = -\frac{\text{Rcs2} + \frac{\text{Rcs1}^{\cdot} \text{Rth}}{\text{Rcs1} + \text{Rth}}}{\text{Rph}} * (\text{lout}_{\text{Total}} * \text{DCR})
$$

Set the gain by adjusting the value of the Rph resistors. The DC gain should set to the output voltage droop. If the voltage from CSCOMP to CSREF is less than 100mV then it is recommended to increase the gain of the CSCOMP amp and add a resister divider to the Droop pin filter. This is required to provide a good current signal to offset voltage ratio for the ILIM pin. When no droop is needed, the gain of the amplifier should be set to provide ~ 100 mV across the current limit programming resistor at full load. The values of Rcs1 and Rcs2 are set based on the 220k NTC and the temperature effect of the inductor and should not need to be changed. The NTC should be placed near the closest inductor. The output voltage droop should be set with the droop filter divider.

The pole frequency in the CSCOMP filter should be set equal to the zero from the output inductor. This allows the circuit to recover the inductor DCR voltage drop current signal. Ccs1 and Ccs2 are in parallel to allow for fine tuning of the time constant using commonly available values. It is best to fine tune this filter during transient testing.

$$
F_Z = \frac{DCR@25°C}{2*PI*L_{Phase}}
$$

$$
F_P = \frac{1}{2*PI* (Rcs2 + \frac{Rcs1*Rh@25°C}{Rcs1 + Rh@25°C})*(Ccs1 + Ccs2)}
$$

Programming the Current Limit

The current−limit thresholds are programmed with a resistor between the ILIM and CSCOMP pins. The ILIM pin mirrors the voltage at the CSREF pin and the current limit comparators. Set the value of the current limit through CSREF− CSCOMP voltage at Iout_{LIMIT} condition as shown below:

$$
R_{\text{ILIM}} = \frac{\frac{\text{Res1} + \frac{\text{Res1}^* \text{Rth}}{\text{Res1} + \text{Rth}} \times \left(\text{Iout}_{\text{LIMIT}} \times \text{DCR}\right)}{10 \ \mu A} \text{ or } R_{\text{ILIM}} = \frac{V_{\text{CSREF}-\text{CSCOMP@ILIMIT}}}{10 \ \mu A}
$$

Programming DROOP and DAC feedforward

Programming Rdroop sets the gain of the DAC feed−forward and Cdroop provides the time constant to cancel the time constant of the system per the equations below. Cout_total is the total output capacitance of the system design.

 $Rdroop = (Cout total)*Ioadline*453.6*10⁶$ Cdroop = (loadline*(Cout_total))/Rdroop

Figure 12. Droop RC

Programming IOUT

The IOUT pin sources a current equal to the ILIM sink current gained by the IOUT Current Gain. The voltage on the IOUT pin is monitored by the internal A/D converter and should be scaled with an external resistor to ground such that a load equal to ICCMAX generates a 2 V signal on IOUT. A pull−up resistor from 5 V VCC can be used to offset the IOUT signal positive if needed.

$$
R_{IOUT} = \frac{2.0 \text{ V} * R_{LIMIT}}{10 * \frac{Rcs1 + Rts1 + Rth}{Rcs1 + Rth} * (Iout_{ICC_MAX} * DCR)}
$$

Precision Oscillator

A programmable precision oscillator is provided. The clock oscillator serves as the master clock to the ramp generator circuit. This oscillator is programmed by a resistor to ground on the ROSC pin. The oscillator can also be programmed over the SMBus interface through register 0xF7. The oscillator frequency range is between 200 kHz/phase to 1 MHz/phase in 32 steps. The ROSC pin provides approximately 2 V out and the source current is mirrored into the internal ramp oscillator.

Figure 13. NCP81022 Operating Frequency vs. Rosc

Measured PWM freq

Figure 14. PWM vs. Register Code

The oscillator generates triangle ramps that are 0.5~2.5 V in amplitude depending on the VRMP pin voltage to provide input voltage feed forward compensation. The ramps are equally spaced out of phase with respect to each other and the signal phase rail is set half way between phases 1 and 2 of the multi phase rail for minimum input ripple current.

Programming the Ramp Feed−Forward Circuit

The ramp generator circuit provides the ramp used by the PWM comparators. The ramp generator provides voltage feed−forward control by varying the ramp magnitude with respect to the VRMP pin voltage. The VRMP pin also has a 4 V UVLO function. The VRMP UVLO is only active after the controller is enabled. The VRMP pin is a high impedance input when the controller is disabled.

The PWM ramp time is changed according to the following,

$$
V_{RAMPpk = pkPP} = 0.1 * V_{VRMP}
$$

Figure 15. Ramp Feedforward

Programming TRBST#

The TRBST# pin provides a signal to offset the output after load release overshoot. This network should be fine tuned during the board tuning process and is only necessary in systems with significant load release overshoot. The TRBST# network allows maximum boost for low frequency load release events to minimize load release ringing back undershoot. The network time constants are set up to provide a TRBST# roll of at higher frequencies where it is not needed. Cboost1*Rbst1 controls the time constant of the load release boost. This should be set to counter the under shoot after load release. Rbst1+ Rbst2 controls the maximum amount of boost during rapid step loading. Rbst2 is generally much larger then Rbst1. The Cboost2*Rbst2 time constant controls the roll off frequency of the TRBST# function.

PWM Comparators

During steady state operation, the duty cycle is centered on the valley of the triangle ramp waveform and both edges of the PWM signal are modulated. During a transient event the duty will increase rapidly and proportionally turning on all phases as the error amp signal increases with respect to the ramps to provide a highly linear and proportional response to the step load.

Phase Detection Sequence for Main Rail

During start−up, the number of operational phases and their phase relationship is determined by the internal circuitry monitoring the CSN Pins. Normally, NCP81022 main rail operates as a 4−phase PWM controller. Connecting CSN4 pin to VCC programs 3−phase operation, connecting CSN2 and CSN4 pin to VCC programs 2−phase operation, connecting CSN2, CSN3 and CSN4 pin to VCC programs 1−phase operation. Prior to soft start, while ENABLE is high, CSN4 to CSN2 pins sink approximately 50 µA. An internal comparator checks the voltage of each pin versus a threshold of 4.5V. If the pin is tied to VCC, its voltage is above the threshold. Otherwise, an internal current sink pulls the pin to GND, which is below the threshold. PWM1 is low during the phase detection interval, which takes 30us. After this time, if the remaining CSN outputs are not pulled to VCC, the 50 μ A current sink is removed, and NCP81022 main rail functions as normal 4 phase controller. If the CSNs are pulled to VCC, the 50 μ A current source is removed, and the outputs are driven into a high impedance state.

The PWM outputs are logic−level devices intended for driving fast response external gate drivers such as the NCP5901 and NCP5911. Because each phase is monitored independently, operation approaching 100% duty cycle is possible. In addition, more than one PWM output can be on at the same time to allow overlapping phases.

PHASE DETECTION

PHASE DETECTION

Protection Features

Output voltage out of regulation is defined as either a UVP or OVP event. The protection mechanism in case of either type of fault is described in this section.

Gate Driver UVLO Protection

The NCP811022 monitors Vcc and DRON signals during UVLO restart, as shown in Figure 17.

Figure 17. Gate Driver UVLO Restart

Soft Start

Soft start is implemented internally. A digital counter steps the DAC up from zero to the target voltage based on the predetermined slew rate programmed on startup. The controller enables and sets the PWM signal to the 2.0 V MID state to indicate that the drivers should be in diode mode. The COMP pin released to begin soft−start. The DAC will ramp from Zero to the target DAC codes and the PWM outputs will begin to fire. Each phase will move out of the MID state when the first PWM pulse is produced preventing the discharge of a pre−charged output.

Over Current Latch− Off Protection

The NCP81022 support IDDSPIKE, an amount of current drawn by the processor that exceeds the sustained design current limit, TDC, for a thermally significant period of time <10 ms. The NCP81022 incorporates a dual threshold current based protection mechanism for both the VDD and the VDDNB output to protect the NCP81022 if the output current exceeds TDC.

The NCP81022 provides two different types of current limit protection. During normal operation a programmable total current limit is provided that scales with the phase count during power saving operation. A second fixed per−phase current limit is provided for VID lower than 0.25 V, such as during soft−start.

The level of total current limit is set with the resistor from the ILIM pin to CSCOMP pin. Internally the current through ILIM pin is scaled and then compared to two current thresholds $10 \mu A$ and $15 \mu A$, where $10 \mu A$ threshold is scaled to indicate the 100% current limit and 15 μA indicates the 150% current limit. If 100% current limit is exceeded, an internal latch–off counter starts. The controller shuts down if the over current fault is not removed after 50 μ s. If 150% current limit is exceeded, the controller shuts down immediately. To recover from an OCP fault the EN pin must be cycled low. The current limit is scaled when phase shedding is in operation. Phase shedding from 4−phase to single phase scales the current limit to its 1/4; phase shedding from 2−phase to single phase scales the current limit to its half.

During startup the per phase current limit is active to protect the individual output stages. This limit monitors the voltage drop across the DCR through the CSPx and CSREF pins. The minimum threshold is 36 mV.

Under Voltage Monitor

Both output, VDD and VDDNB, must be protected from an under−voltage fault, which is indicative or a short circuit fault. The UVP threshold is shown in the table below. The output voltage is monitored at the output of the differential amplifier for UVLO. If the output falls more than 300 mV below the DAC−DROOP voltage the UVLO comparator will trip sending the VDD_PWRGD/VDDNB_PWRGD signal low. If a UVP event occurs, the NCP81022 need to be re−enable by cycling the enable pin.

Over Voltage Protection

During normal operation the output voltage is monitored at the differential inputs VSP and VSN. If the output voltage exceeds the DAC voltage by approximately 325 mV, LGx from integrated drivers will be forced high and PWM/PWMA will be forced low when OVP is triggered. And then the DAC will ramp down to zero to avoid a negative output voltage spike during shutdown. When the DAC gets to zero, LGx will be forced high and PWM/PWMA will be forced low with DRON remaining high. To reset the part the EN pin must be cycled low.

Layout Notes

The NCP81022 has differential voltage and current monitoring. This improves signal integrity and reduces noise issues related to layout for easy design use. To insure proper function there are some general rules to follow:

Careful layout in per phase and total current sensing are critical for jitter minimization, accurate current balancing and ILIM monitoring. Give the first priority in component placement and trace routing to per phase and total current sensing circuit. The per phase inductor current sense RC filters should always be placed as close to the CSREF and CSP pins on the controller as possible. The filter cap from CSCOMP to CSREF should also be close to the controller. The temperature−compensate resistor R_{TH} should be placed as close as possible to the Phase 1 inductor. The wiring path between R_{CS} and R_{PH} should be kept as short as possible and well away from switch node lines. The Refx resistors (10 Ω) connected to CSREF pin should be placed near the inductors to reduce the length of traces. The above layout notes are shown in the following diagram:

Figure 20.

Place the VCC decoupling caps as close as possible to the controller VCC pin. For any RC filter on the VCC and VDDBP pins, the resistor should be no higher than 2.2Ω to prevent large voltage drop.

The small high feed back cap from COMP to FB should be as close to the controller as possible. Keep the FB traces short to minimize their capacitance to ground.

Digital Interface

Control of the NCP81022 is carried out using the Digital Interface.

The NCP81022 is connected to this bus as a slave device, under the control of a master controller.

Data is sent over the serial bus in sequences of nine clock pulses: eight bits of data followed by an acknowledge bit from the slave device. Transitions on the data line must occur during the low period of the clock signal and remain stable during the high period, because a low−to−high transition when the clock is high might be interpreted as a stop signal. The number of data bytes that can be transmitted over the serial bus in a single read or write operation is limited only by what the master and slave devices can handle.

1. When all data bytes have been read or written, stop conditions are established. In write mode, the master pulls the data line high during the tenth clock pulse to assert a stop condition. In read mode, the master device overrides the acknowledge bit by pulling the data line high during the low period before the ninth clock pulse; this is known as No Acknowledge. The master takes the data line low during the low period before the tenth clock pulse, and then high during the tenth clock pulse to assert a stop condition.

Any number of bytes of data can be transferred over the serial bus in one operation, but it is not possible to mix read and write in one operation because the type of operation is determined at the beginning and cannot subsequently be changed without starting a new operation.

In the NCP81022, write operations contain one, two or three bytes, and read operations contain one or two bytes. The command code or register address determines the number of bytes to be read or written, See the register map for more information.

To write data to one of the device data registers or read data from it, the address pointer register must be set so that the correct data register is addressed (i.e. command code), and then data can be written to that register or read from it.

The first byte of a read or write operation always contains an address that is stored in the address pointer register. If data is to be written to the device, the write operation contains a second data byte that is written to the register selected by the address pointer register.

This write byte operation is shown in Figure [22](#page-31-0). The device address is sent over the bus, and then R/\overline{W} is set to 0. This is followed by two data bytes. The first data byte is the address of the internal data register to be written to, which is stored in the address pointer register. The second data byte is the data to be written to the internal data register.

- 2. The read byte operation is shown in Figure [23.](#page-31-0) First the command code needs to be written to the NCP81022 so that the required data is sent back. This is done by performing a write to the NCP81022 as before, but only the data byte containing the register address is sent, because no data is written to the register. A repeated start is then issued and a read operation is then performed consisting of the serial bus address; R/\overline{W} bit set to 1, followed by the data byte read from the data register.
- 3. It is not possible to read or write a data byte from a data register without first writing to the address pointer register, even if the address pointer register is already at the correct value.
- 4. In addition to supporting the send byte, the NCP81022 also supports the read byte, write byte, read word and write word protocols.

Figure 21. Send Byte

Figure 22. Write Byte

Figure 23. Read Byte

The following abbreviations are used in the diagrams:

- S − START
- P − STOP
- R − READ
- W − WRITE
- A − ACKNOWLEDGE
- A− NO ACKNOWLEDGE

The NCP81022 uses the following write protocols.

Send Byte

In this operation, the master device sends a single command byte to a slave device as follows:

- 1. The master device asserts a start condition on SDA.
- 2. The master sends the 7−bit slave address followed by the write bit (low).
- 3. The addressed slave device asserts ACK on SDA.
- 4. The master sends a command code.
- 5. The slave asserts ACK on SDA.
- 6. The master asserts a stop condition on SDA and the transaction ends.

For the NCP81022, the send byte protocol is used to clear Faults. This operation is shown in Figure 22.

If the master is required to read data from the register immediately after setting up the address, it can assert a repeat start condition immediately after the final ACK and carry out a single byte read without asserting an intermediate stop condition.

Write Byte

In this operation, the master device sends a command byte and one data byte to the slave device as follows:

- 1. The master device asserts a start condition on SDA.
- 2. The master sends the 7−bit slave address followed by the write bit (low).
- 3. The addressed slave device asserts ACK on SDA.
- 4. The master sends a command code.
- 5. The slave asserts ACK on SDA.
- 6. The master sends a data byte.
- 7. The slave asserts ACK on SDA.
- 8. The master asserts a stop condition on SDA and the transaction ends.

The byte write operation is shown in Figure [22](#page-31-0).

Write Word

In this operation, the master device sends a command byte and two data bytes to the slave device as follows:

- 1. The master device asserts a start condition on SDA.
- 2. The master sends the 7−bit slave address followed by the write bit (low).
- 3. The addressed slave device asserts ACK on SDA.
- 4. The master sends a command code.
- 5. The slave asserts ACK on SDA.
- 6. The master sends the first data byte.
- 7. The slave asserts ACK on SDA.
- 8. The master sends the second data byte.
- 9. The slave asserts ACK on SDA.
- 10. The master asserts a stop condition on SDA and the transaction ends.

Block Write

In this operation, the master device sends a command byte and a byte count followed by the stated number of data bytes to the slave device as follows:

- 1. The master device asserts a START condition on SDA.
- 2. The master sends the 7−bit slave address followed by the write bit (low).
- 3. The addressed slave device asserts ACK on SDA.
- 4. The master sends a command code
- 5. The slave asserts ACK on SDA
- 6. The master sends the byte count N
- 7. The slave asserts ACK on SDA
- 8. The master sends the first data byte
- 9. The slave asserts ACK on SDA
- 10. The master sends the second data byte.
- 11. The slave asserts ACK on SDA
- 12. The master sends the remainder of the data byes

13. The slave asserts an ACK on SDA after each data byte.

14. After the last data byte the master asserts a STOP condition on SDA

Extended Write Command

An extended write command is executed with the following format:

- 1. The master device asserts a START condition on SDA
- 2. The master sends the 7−bit slave address followed by the write bit (low).
- 3. The addressed slave device asserts ACK on SDA
- 4. The master sends a command extension code (FEh)
- 5. The slave asserted ACK on SDA
- 6. The master sends a command code
- 7. The slave asserted ACK on SDA
- 8. The master sends a data byte.
- 9. The slave asserts ACK on SDA.
- 10. The master asserts a stop condition on SDA and the transaction ends.

The NCP81022 uses the following SMBus read protocols.

Read Byte

In this operation, the master device receives a single byte from a slave device as follows:

- 1. The master device asserts a start condition on SDA.
- 2. The master sends the 7−bit slave address followed by the write bit (low).
- 3. The addressed slave device asserts ACK on SDA.
- 4. The master sends a command code.
- 5. The slave asserted ACK on SDA.
- 6. The master sends a repeated start condition on SDA
- 7. The master sends the 7 bit slave address followed by the read bit (high)
- 8. The slave asserts ACK on SDA
- 9. The slave sends the Data Byte
- 10. The master asserts NO ACK on SDA.
- 11. The master asserts a stop condition on SDA and the transaction ends.

Read Word

In this operation, the master device receives two data bytes from a slave device as follows: 1. The master device asserts a start condition on SDA.

2. The master sends the 7−bit slave address followed by the write bit (low).

- 3. The addressed slave device asserts ACK on SDA.
- 4. The master sends a command code.
- 5. The slave asserted ACK on SDA.
- 6. The master sends a repeated start condition on SDA
- 7. The master sends the 7 bit slave address followed by the read bit (high)
- 8. The slave asserts ACK on SDA
- 9. The slave sends the first Data Byte (low Data Byte)
- 10. The master asserts ACK on SDA.
- 11. The slave sends the second Data Byte (high Data Byte)
- 12. The masters asserts a No ACK on SDA
- 13. The master asserts a stop condition on SDA and the transaction ends

Block Read

In this operation, the master device sends a command byte, the slave sends a byte count followed by the stated number of data bytes to the master device as follows:

- 1. The master device asserts a START condition on SDA.
- 2. The master sends the 7−bit slave address followed by the write bit (low).
- 3. The addressed slave device asserts ACK on SDA.
- 4. The master sends a REPEATED START condition on SDA
- 5. The master sends the 7−bit slave address followed by the read bit (high).
- 6. The slave asserts ACK on SDA
- 7. The slave sends the byte count N
- 8. The master asserts ACK on SDA
- 9. The slave sends the first data byte
- 10. The master asserts ACK on SDA
- 11. The slave sends the remainder of the data byes, the master asserts an ACK on SDA after each data byte.
- 12. After the last data byte the master asserts a No ACK on SDA.
- 13. The master asserts a STOP condition on SDA

Extended Read Command

An extended Read byte command is executed with the following format and is shown in figure TBD below:

- 1. The master device asserts a START condition on SDA.
- 2. The master sends the 7−bit slave address followed by the write bit (low).
- 3. The addressed slave device asserts ACK on SDA
- 4. The master sends a command extension code (FEh)
- 5. The slave asserted ACK on SDA.
- 6. The master sends a command code
- 7. The slave asserted ACK on SDA.
- 8. The master sends a REPEATED START condition on SDA
- 9. The master sends the 7 bit slave address followed by the read bit (high)

10. The slave asserts ACK on SDA

- 11. The slave sends the Data Byte
- 12. The master asserts NO ACK on SDA.

13. The master asserts a stop condition on SDA and the transaction ends.

The NCP81022 includes a timeout feature. If there is no Bus activity for 35 ms, the NCP81022 assumes that the bus is locked and releases the bus. This prevents the device from locking or holding the SMBus expecting data. Some SMBus controllers cannot handle the SMBus timeout feature, so it can be disabled.

To prevent rogue programs or viruses from accessing critical NCP81022 register settings, the lock bit can be set. Setting Bit 0 of the Lock/Reset sets the lock bit and locks critical registers. In this mode, certain registers can no longer be written to until the NCP81022 is powered down and powered up again. For more information on which registers are locked see the register map.

ORDERING INFORMATION

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

PACKAGE DIMENSIONS

details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

AMD is a registered trademark of Advanced Micro Devices, Inc.

ON Semiconductor and the UN are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.
SCILLC owns the rights to a number of patents, tra at www.onsemi.com/site/pdf/Patent–Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation
or guarantee regarding the suitability of its specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets
and/or specification can and do var or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or
unauthorized application, Buyer shall indemnify a expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim
alleges that SCILLC was negligent

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA **Phone**: 303−675−2175 or 800−344−3860 Toll Free USA/Canada **Fax**: 303−675−2176 or 800−344−3867 Toll Free USA/Canada **Email**: orderlit@onsemi.com

N. American Technical Support: 800−282−9855 Toll Free USA/Canada **Europe, Middle East and Africa Technical Support:**

Phone: 421 33 790 2910 **Japan Customer Focus Center** Phone: 81−3−5817−1050

ON Semiconductor Website: **www.onsemi.com**

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative