

SN54LVT162245A . . . WD PACKAGE

SN7

FEATURES

- Members of the Texas Instruments Widebus™ Family
- A-Port Outputs Have Equivalent 22- Ω Series Resistors. So No External Resistors Are Required
- Supprt Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{cc})
- Support Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce) <0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- I_{off} and Power-Up 3-State Support Hot Insertion
- Distributed V_{CC} and GND Pins Minimize **High-Speed Switching Noise**
- Flow-Through Architecture Optimizes PCB Layout
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

	4LVT162245ADGG OR DL PACKAGE (TOP VIEW)										
1DIR [1B1 [1B2 [1 2 3	2	18 17 16	1 0E 1A1 1A2							
1B3	4 5	2	15] 14]	GND 1A3							
1B4 V _{CC} 1B5	6 7 8	2	13 12 11	1A4 V _{CC} 1A5							
GND		3	40 [] 39 []	1A6 GND							
1B8	11 12 13	3	38 37 36	1A7 1A8 2A1							
GND [14 15	3	35] 34]	2A2 GND							
2B3 [2B4 [V _{CC} [16 17 18	3	33 32 31	2A3 2A4 V _{CC}							
2B5 [2B6 [19 20	3	30 [29]	2A5 2A6							
GND [2B7 [2B8 [21 22 23	2	28 27 26	GND 2A7 2A8							
200 L 2DIR [23 24		25	2 0 6 2 0 6							

DESCRIPTION/ORDERING INFORMATION

The 'LVT162245A devices are 16-bit (dual-octal) noninverting 3-state transceivers designed for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

These devices are designed for asynchronous communication between two data buses. The logic levels of the direction-control (DIR) input and the output-enable (OE) input activate either the B-port outputs or the A-port outputs or place both output ports into the high-impedance mode. The device transmits data from the A bus to the B bus when the B-port outputs are activated, and from the B bus to the A bus when the A-port outputs are activated. The input circuitry on both A and B ports is always active and must have a logic HIGH or LOW level applied to prevent excess I_{CC} and I_{CCZ}.

The A-port outputs, which are designed to source or sink up to 12 mA, include equivalent 22-Ω series resistors to reduce overshoot and undershoot.

When V_{CC} is between 0 and 1.5 V, the devices are in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, OE should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

These devices are fully specified for hot-insertion applications using loff and power-up 3-state. The loff circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Widebus is a trademark of Texas Instruments.

SN54LVT162245A, SN74LVT162245A 3.3-V ABT 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS714D-FEBRUARY 2000-REVISED NOVEMBER 2006



ORDERING INFORMATION

T _A	PACKA	GE ⁽¹⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	FBGA – GRD	Deal of 1000	SN74LVT162245AGRDR	LZ245A
	FBGA – ZRD (Pb-free)	Reel of 1000 SN74LVT162245AGRDR e) SN74LVT162245AZRDR Tube of 25 SN74LVT162245ADL Reel of 1000 SN74LVT162245ADLG4 Reel of 1000 SN74LVT162245ADLR Reel of 2000 SN74LVT162245ADLRG4 Reel of 2000 SN74LVT162245ADGGR Reel of 1000 SN74LVT162245ADGGR Reel of 1000 SN74LVT162245ADGGR France SN74LVT162245ADGGR SN74LVT162245ADGGR SN74LVT162245ADGGR SN74LVT162245ADGGR SN74LVT162245AGQLR SN74LVT162245AZQLR SN74LVT162245AZQLR	SN74LVT162245AZRDR	
		Tube of 05	SN74LVT162245ADL	
	SSOP – DL	Tube of 25	SN74LVT162245ADLG4	LVT162245A
-40°C to 85°C	550P - DL	Deal of 1000	SN74LVT162245ADLR	LV1102243A
-40°C 10 85°C		IRD Reel of 1000 SN74LVT162245AGRI RD (Pb-free) SN74LVT162245AZRI SN74LVT162245AZRI IL Tube of 25 SN74LVT162245ADLG IL Reel of 1000 SN74LVT162245ADLG IL SN74LVT162245ADLG SN74LVT162245ADLGG IL SN74LVT162245ADGGR SN74LVT162245ADGGR IL SN74LVT162245AGQI SN74LVT162245AGQI	74LVT162245ADLRG4	
	TSSOP – DGG	Deal of 2000	SN74LVT162245ADGGR	LVT162245A
	1550P - DGG	Reel 01 2000	74LVT162245ADGGRE4	- LVI 102243A
	VFBGA – GQL	Deal of 1000	SN74LVT162245AGQLR	1 7045 4
	VFBGA – ZQL (Pb-free)	Reel of 1000	SN74LVT162245AZQLR	– LZ245A
–55°C to 125°C	CFP – WD	Tube	SNJ54LVT162245AWD ⁽²⁾	SNJ54LVT162245AWD

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

(2) Product preview

	(TOP VIEW)
	1 2 3 4 5 6
A	000000
в	0000000
С	0000000
D	0000000
E	00 00
F	00 00
G	0000000
H	0000000
J	0000000
ĸ	000000

GQL OR ZQL PACKAGE (TOP VIEW)

TERMINAL ASSIGNMENTS⁽¹⁾ (56-Ball GQL/ZQL Package)

	1	2	3	4	5	6
Α	1DIR	NC	NC	NC	NC	1 0E
В	1B2	1B1	GND	GND	1A1	1A2
С	1B4	1B3	V _{CC}	V _{CC}	1A3	1A4
D	1B6	1B5	GND	GND	1A5	1A6
Е	1B8	1B7			1A7	1A8
F	2B1	2B2			2A2	2A1
G	2B3	2B4	GND	GND	2A4	2A3
н	2B5	2B6	V _{CC}	V _{CC}	2A6	2A5
J	2B7	2B8	GND	GND	2A8	2A7
к	2DIR	NC	NC	NC	NC	2 0E

(1) NC - No internal connection

TERMINAL ASSIGNMENTS⁽¹⁾ (54-Ball GRD/ZRD Package)

(** = ···· * ···························													
	1	2	3	4	5	6							
Α	1B1	NC	1DIR	1 0E	NC	1A1							
В	1B3	1B2	NC	NC	1A2	1A3							
С	1B5	1B4	V _{CC}	V _{CC}	1A4	1A5							
D	1B7	1B6	GND	GND	1A6	1A7							
Е	2B1	1B8	GND	GND	1A8	2A1							
F	2B3	2B2	GND	GND	2A2	2A3							
G	2B5	2B4	V _{CC}	V _{CC}	2A4	2A5							
н	2B7	2B6	NC	NC	2A6	2A7							
J	2B8	NC	2DIR	2 <mark>0E</mark>	NC	2A8							

(1) NC - No internal connection


	GF	RD O	r zr Top			GE
	1	2	3	4	5	6
A	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc
в	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc
с	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc
D	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc
Е	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc
F	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc
G	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc
н	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc
J	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc

FUNCTION TABLE⁽¹⁾ (EACH 8-BIT SECTION)


CONTRO	L INPUTS	OUTPUT (CIRCUITS	OPERATION
ŌĒ	DIR	A PORT	B PORT OFERATION	OPERATION
L	L	Enabled	Hi-Z	B data to A bus
L	н	Hi-Z	Enabled	A data to B bus
н	Х	Hi-Z	Hi-Z	Isolation

(1) Input circuits of the data I/Os always are active.

LOGIC DIAGRAM (POSITIVE LOGIC)



To Seven Other Channels



To Seven Other Channels

Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CC}	Supply voltage range		-0.5	4.6	V
VI	Input voltage range ⁽²⁾		-0.5	7	V
Vo	Voltage range applied to any output in the high-im	pedance or power-off state ⁽²⁾	-0.5	7	V
Vo	Voltage range applied to any output in the high sta	ate ⁽²⁾	-0.5	V _{CC} + 0.5	V
		SN54LVT162245A (B port)		96	
I _O	Current into any output in the low state	SN74LVT162245A (B port)		128	mA
		A port			
		SN54LVT162245A (B port)			
I _O	Current into any output in the high state ⁽³⁾	SN74LVT162245A (B port)		64	mA
		A port		30	
I _{IK}	Input clamp current	V ₁ < 0		mA	
I _{OK}	Output clamp current	V _O < 0		-50	mA
		DGG package		70	
0	Deckage thermal impedance (4)	DL package		63	0000
θ_{JA}	Package thermal impedance ⁽⁴⁾	GQL/ZQL package		42	°C/W
		GRD/ZRD package			
T _{stg}	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed. (2)

(3) This current flows only when the output is in the high state and $V_0 > V_{CC}$. (4) The package thermal impedance is calculated in accordance with JESD 51-7.

Recommended Operating Conditions⁽¹⁾

			SN54LVT162	245A ⁽²⁾	SN74LVT1	62245A	UNIT	
			MIN	MAX	MIN	MAX	UNIT	
V _{CC}	Supply voltage		2.7	3.6	2.7	3.6	V	
V _{IH}	High-level input voltage		2		2		V	
V _{IL}	Low-level input voltage			0.8		0.8	V	
VI	Input voltage		5.5		5.5	V		
	Lich lovel output ourrent	A port		-12		-12	mA	
юн	High-level output current	B port		-24		-32	32	
		A port		12		12		
IOL	Low-level output current	B port		48		64	mA	
$\Delta t / \Delta v$	Input transition rise or fall rate	Outputs enabled		10		10	ns/V	
$\Delta t / \Delta V_{CC}$	Power-up ramp rate	200		200		μs/V		
T _A	Operating free-air temperature	-55	125	-40	85	°C		

(1) All unused or driven (floating) data inputs (I/Os) of the device must be held at logic HIGH or LOW (preferably V_{CCI} or GND) to ensure proper device operation and minimize power. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

(2) Product preview



SCBS714D-FEBRUARY 2000-REVISED NOVEMBER 2006

Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

	AMETED	TEST CO	NDITIONS	SN54LV	T162245A ⁽¹⁾		SN54I	VT16224	5A	UNIT
PAR	AMETER	IESI CO	NDITIONS	MIN	TYP ⁽²⁾ M	AX	MIN	TYP ⁽²⁾	MAX	UNII
V _{IK}		V _{CC} = 2.7 V,	I _I = -18 mA		-	1.2			-1.2	V
	Anort	$V_{CC} = 2.7 V \text{ to } 3.6 V,$	I _{OH} = −100 μA	$V_{CC} - 0.2$		V _C	_c – 0.2			
	A port	V _{CC} = 3 V,	I _{OH} = -12 mA	2			2			
		V_{CC} = 2.7 V to 3.6 V,	I _{OH} = −100 μA	$V_{CC} - 0.2$		V _C	_c – 0.2			V
V _{OH}	B port	$V_{CC} = 2.7 V,$	I _{OH} = -8 mA	2.4			2.4			v
	ь роп	V _{CC} = 3 V	I _{OH} = -24 mA	2						
		$v_{\rm CC} = 3 v$	I _{OH} = -32 mA				2			
	A port	V_{CC} = 2.7 V to 3.6 V,	I _{OL} = 100 μA			0.2			0.2	
	A poit	$V_{CC} = 3 V,$	I _{OL} = 12 mA			0.8			0.8	
		V _{CC} = 2.7 V	I _{OL} = 100 μA			0.2			0.2	
V		$v_{\rm CC} = 2.7 v$	I _{OL} = 24 mA			0.5			0.5	v
V _{OL}	P. port		I _{OL} = 16 mA			0.4			0.4	v
	B port	$V_{CC} = 3 V$	I _{OL} = 32 mA			0.5			0.5	
		$v_{\rm CC} = 3 v$	I _{OL} = 48 mA		0	.55				
			I _{OL} = 64 mA						0.55	
	Control V _{CC} = 3.6	V _{CC} = 3.6 V,	$V_{I} = V_{CC} \text{ or } GND$			±1			±1	
	inputs	$V_{CC} = 0 \text{ or } 3.6 \text{ V},$			10			10		
l _i			V _I = 5.5 V			20			20	μA
	A or B port ⁽³⁾	$V_{CC} = 3.6 V$	$V_{I} = V_{CC}$			5			5	
	pon		V ₁ = 0		-	-10			-10	
off		$V_{CC} = 0,$	$V_{I} \text{ or } V_{O} = 0 \text{ to } 4.5 \text{ V}$						±100	μA
I _{OZPU}		$\frac{V_{CC}}{OE} = 0$ to 1.5 V, $V_{O} = $ $\overline{OE} = $ don't care	0.5 V to 3 V,		±10)(4)			±100	μA
OZPD		$\frac{V_{CC}}{OE}$ = 1.5 to 0 V, V _O = OE = don't care	0.5 V to 3 V,		±10) ⁽⁴⁾			±100	μA
		V _{CC} = 3.6 V,	Outputs high		0	.19			0.19	
I _{CC}		$I_{0} = 0,$	Outputs low			5			5	mA
		$V_{I} = V_{CC}$ or GND	Outputs disabled		0	.19			0.19	
∆I _{CC} (5)	$\label{eq:V_CC} \begin{array}{l} V_{CC} = 3 \ V \ \text{to} \ 3.6 \ V, \\ \text{One input at} \ V_{CC} - 0.6 \\ \text{Other inputs at} \ V_{CC} \ \text{or} \end{array}$	V, GND			0.3			0.2	mA
Ci		V _I = 3 V or 0			4			4		pF
C _{io}		$V_0 = 3 V \text{ or } 0$			10			10		pF

(1) Product preview

(1) Froduct preview
(2) All typical values are at V_{CC} = 3.3 V, T_A = 25°C.
(3) Unused pins at V_{CC} or GND
(4) On products compliant to MIL-PRF-38535, this parameter is not production tested.
(5) This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V_{CC} or GND.

SN54LVT162245A, SN74LVT162245A 3.3-V ABT 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS714D-FEBRUARY 2000-REVISED NOVEMBER 2006



Switching Characteristics


over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

			SN	54LVT1	62245A ⁽¹)		SN74LV	T1622	45A		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3 ± 0.3		V _{CC} =	2.7 V	V _{CC} = 3.3 V ± 0.3 V		,	V _{CC} = 2.7	v	UNIT
			MIN	MAX	MIN	MAX	MIN	TYP ⁽²⁾	MAX	MIN M	AX	
t _{PLH}	A	В	1	3.5		4	1	2.3	3.3		3.7	ns
t _{PHL}	A	В	1	3.5		3.9	1	2.2	3.3		3.5	115
t _{PLH}	В	A	1	4.3		5.3	1	2.8	4		4.6	ns
t _{PHL}	В		1	4.2		4.5	1	2.5	3.4	:	3.6	115
t _{PZH}	OE	В	1	4.8		5.9	1	2.8	4.6	:	5.4	ns
t _{PZL}	UE	Б	1	4.8		5.5	1	3	4.6	:	5.2	10
t _{PZH}	OE	А	1	5.5		7.2	1	3.3	5.3		6.3	20
t _{PZL}	UE	A	1	5.4		6.4	1	3.3	5.1	:	5.8	ns
t _{PHZ}	OE	В	1.5	5.5		5.8	1.5	3.8	5.2	:	5.5	20
t _{PLZ}	UE	Б	1.5	5.5		5.8	1.5	3.5	5.1	:	5.4	ns
t _{PHZ}	OE	А	1.5	5.8		6.5	1.5	4	5.6	:	5.9	20
t _{PLZ}	UE	~	1.2	6.3		6.3	1.5	3.8	5.5	:	5.5	ns
t _{sk(LH)}									0.5			ns
t _{sk(HL)}									0.5			115

(1) Product preview (2) All typical values are at V_{CC} = 3.3 V, T_A = 25^{\circ}C.

SN54LVT162245A, SN74LVT162245A 3.3-V ABT 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS714D-FEBRUARY 2000-REVISED NOVEMBER 2006



PARAMETER MEASUREMENT INFORMATION

NOTES: A. C₁ includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_Q = 50 Ω , t_f \leq 2.5 ns. t_f \leq 2.5 ns.
- D. The outputs are measured one at a time, with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



24-Aug-2018

PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	•	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SN74LVT162245ADGGR	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVT162245A	Samples
SN74LVT162245ADL	ACTIVE	SSOP	DL	48	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVT162245A	Samples
SN74LVT162245ADLR	ACTIVE	SSOP	DL	48	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVT162245A	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



www.ti.com

PACKAGE OPTION ADDENDUM

24-Aug-2018


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVT162245ADGGR	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
SN74LVT162245ADLR	SSOP	DL	48	1000	330.0	32.4	11.35	16.2	3.1	16.0	32.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

11-Mar-2017



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVT162245ADGGR	TSSOP	DGG	48	2000	367.0	367.0	45.0
SN74LVT162245ADLR	SSOP	DL	48	1000	367.0	367.0	55.0

MECHANICAL DATA

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



DL (R-PDSO-G48)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2018, Texas Instruments Incorporated