

Integrated Optical Module for Smoke Detection

Data Sheet **[ADPD188BI](https://www.analog.com/ADPD188BI?doc=ADPD188BI.pdf)**

FEATURES

- **3.8 mm × 5.0 mm × 0.9 mm module with integrated optical components**
- **1 blue LED, 1 IR LED, and 2 photodiodes**
- **2 external inputs for other sensors (for example, carbon monoxide (CO) and temperature)**

Three 370 mA LED drivers

20-bit burst accumulator enabling 20 bits per sample period On-board sample to sample accumulator enabling up to

27 bits per data read

Optimized SNR for signal limited cases

I ²C or SPI communications

APPLICATIONS

Smoke detection

GENERAL DESCRIPTION

The ADPD188BI is a complete photometric system for smoke detection using optical dual wavelength technology. The module integrates a highly efficient photometric front end, two light emitting diodes (LEDs), and two photodiodes (PDs). These items are housed in a custom package that prevents light from going directly from the LED to the photodiode without first entering the smoke detection chamber.

The front end of the application specific integrated circuit (ASIC) consists of a control block, a 14-bit analog-to-digital converter (ADC) with a 20-bit burst accumulator, and three flexible, independently configurable LED drivers. The control circuitry includes flexible LED signaling and synchronous detection. The analog front end (AFE) features best-in-class rejection of signal offset and corruption due to modulated interference commonly caused by ambient light. The data output and functional configuration occur over a 1.8 V I²C interface or serial peripheral interface (SPI) port.

FUNCTIONAL BLOCK DIAGRAM

Figure 1.

Rev. B [Document Feedback](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=ADPD188BI.pdf&product=ADPD188BI&rev=B)

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices forits use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. **No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.**

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2018–2020 Analog Devices, Inc. All rights reserved. [Technical Support](http://www.analog.com/en/content/technical_support_page/fca.html) www.analog.com

6385-001

TABLE OF CONTENTS

REVISION HISTORY 9/2020—Rev. A to Rev. B

11/2019—Rev. 0 to Rev. A

Data Sheet **[ADPD188BI](https://www.analog.com/ADPD188BI?doc=ADPD188BI.pdf)**

6/2018—Revision 0: Initial Version

SPECIFICATIONS

The voltage applied at the VDD1 and VDD2 pins (V_{DD}) = 1.8 V, and T_A = full operating temperature range, unless otherwise noted.

Table 1.

Data Sheet **[ADPD188BI](https://www.analog.com/ADPD188BI?doc=ADPD188BI.pdf)**

¹ Se[e Figure 9 f](#page-11-1)or the current limitation at the minimum VLED supply voltage, VLEDx.

² Saturation illuminance refers to the amount of ambient light that saturates the ADPD188BI signal. Actual results may vary by factors of up to 2× from typical

specifications. As a point of reference, Air Mass 1.5 (AM1.5) sunlight (brightest sunlight) produces 100 kLux.

³ Blackbody color temperature (T = 5800 K) closely matches the light produced by solar radiation (sunlight).

⁴ Minimum LED period = $(2 \times$ AFE width) + 5 µs.

⁵ The maximum values in this specification are the internal ADC sampling rates in normal mode. The ¹²C read rates in some configurations may limit the output data rate. 6 This mode may induce additional noise and is not recommended unless necessary. The 1.8 V setting uses V_{DD}, which contains greater amounts of differential voltage noise with respect to the anode voltage. A differential voltage between the anode and cathode injects a differential current across the capacitance of the photodiode

of the magnitude of $C \times dV/dt$, where C is the capacitance.

⁷ TIA_VREF is an internal reference voltage generated by the ADPD188BI.

⁸ This setting is not recommended for photodiodes because it causes a 1.3 V forward bias of the photodiode.

 9 I_F is the forward current of the diode.

¹⁰ Set V_{LEDx} so that the maximum desired LED current is achievable with the turn on voltage of the LEDs that are wired to the LEDx/DNC pins. The LEDx/DNC pins are connected to the LEDx driver, which can be modeled as current sinks (se[e Figure 1\).](#page-0-4) When an appropriate VLEDx is used, the voltage at the LEDx/DNC pins adjusts automatically to accommodate the LED turn on voltage and the LED current.

ANALOG SPECIFICATIONS

VDD1 = VDD2 = 1.8 V, and T_A = full operating temperature range, unless otherwise noted.

Table 2.

Data Sheet **[ADPD188BI](https://www.analog.com/ADPD188BI?doc=ADPD188BI.pdf)**

¹ Where x is either 1 or 2.

² The R_IN value can be ignored for current source inputs or for PD inputs. This value is important for calculating correct voltages for voltage inputs through a resistor.

 3 This saturation level only applies to the ADC and, therefore, only includes the pulsed signal. Any nonpulsatile signal is removed before the ADC stage.

⁴ ADC resolution is listed per pulse. If using multiple pulses, divide by the number of pulses.
⁵ This saturation level applies to the full signal path and, therefore, includes both the ambient signal and the pulsed si

⁶ The noise term of the saturation SNR value only refers to the receive noise and does not include photon shot noise or any noise on the LED signal itself.

DIGITAL SPECIFICATIONS

 $VDD1 = VDD2 = 1.7 V$ to 1.9 V, unless otherwise noted.

Table 3.

TIMING SPECIFICATIONS

I ²C Timing Specifications

Table 4.

Figure 2. I²C Timing Diagram

SPI Timing Specifications

Table 5.

Data Sheet **[ADPD188BI](https://www.analog.com/ADPD188BI?doc=ADPD188BI.pdf)**

Figure 3. SPI Timing Diagram

ABSOLUTE MAXIMUM RATINGS

Table 6.

¹ Where x is either 1, 2, or 3.

² The absolute maximum voltage allowable between VLEDx and LGND is the voltage that causes the LEDx/DNC pins to reach or exceed their absolute maximum voltage.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Careful attention to PCB thermal design is required.

 θ_{JA} is the junction to ambient thermal resistance value.

Table 7. Thermal Resistance

¹ Thermal impedance simulated values are based on JEDEC 2s2p and two thermal vias. See JEDEC JESD-51.

RECOMMENDED SOLDERING PROFILE

[Figure 4 a](#page-9-4)nd [Table 8](#page-9-5) provide details about the recommended soldering profile.

Figure 4. Recommended Soldering Profile

Table 8. Recommended Soldering Profile

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

Figure 5. Pin Configuration

Table 9. Pin Function Descriptions

¹ AO is analog output, AI is analog input, NIC is not internally connected, S is supply, DNC is do not connect, DI is digital input, DO is digital output, DIO is digital input/output, and REF is analog reference.

TYPICAL PERFORMANCE CHARACTERISTICS

[Figure 18](#page-13-0) an[d Figure 19](#page-13-1) show the ±3 Σ device to device range of how the received LED signal may vary over temperature, relative to the received signal at 25°C for a given LED current. Each individual device follows its own curve within the range.

Figure 6. Typical Photodiode Responsivity

Figure 7. 32 kHz Clock Frequency Distribution; Default Settings; Before User Calibration, Register 0x4B = 0x2612

Figure 8. 32 MHz Clock Frequency Distribution; Default Settings; Before User Calibration, Register 0x4D = 0x425E

Figure 9. LED Driver Current vs. LED Driver Voltage at Various LED Coarse Settings

Figure 10. PDET1 Relative Sensitivity and Normalized Intensity vs. Angular Displacement

Figure 11. PDET2 Relative Sensitivity and Normalized Intensity vs. Angular Displacement

0° 20° BLUE LED RELATIVE INTENSITY (A.U.) **ATIVE INTENSITY (A.U.) 40° HORIZONTAL VERTICAL ANGULAR DISPLACEMENT (Degrees) 1.0 60° BLUE LED REL 80°** 16385-112 **NORMALIZED INTENSITY (A.U.) 0.20.40.60.8 0.80.2 0.4 0.6**

Figure 12. Blue LED Relative Intensity and Normalized Intensity vs. Angular Displacement

Figure 13. IR LED Relative Intensity and Normalized Intensity vs. Angular Displacement

Figure 14. IR LED Forward Bias Voltage vs. IR LED Driver Current

Figure 15. Blue LED Forward Bias Voltage vs. Blue LED Driver Current

Figure 17. Photodiode Response to Blue LED vs. Blue LED Current

Data Sheet **[ADPD188BI](https://www.analog.com/ADPD188BI?doc=ADPD188BI.pdf)**

Figure 18. IR Loop Response Drift vs. Temperature.

Figure 19. Blue Loop Response Drift vs. Temperature

THEORY OF OPERATION **INTRODUCTION**

The ADPD188BI is a complete, integrated optical module designed for smoke detection measurements. The module contains two optical detectors, PDET1 and PDET2. PDET1 has 0.4 mm² of active area and is connected to Channel 3 of the ASIC. PDET2 has 0.8 mm² of active area and is connected to Channel 4 of the ASIC. The two photodiodes can be combined into a single detector with 1.2 mm² of active area. The module combines the dual photodetector with two separate LEDs and a mixed-signal photometric front-end ASIC into a single compact device for optical measurements.

The dual wavelength ADPD188BI uses a 470 nm blue LED and an 850 nm IR LED. The combination of different wavelengths in a scattering measurement allows particle size discrimination between different types of smoke, dust, and water vapor. The on-board ASIC includes an analog signal processing block, an ADC, a digital signal processing block, an I²C and SPI communication interface, and three independently programmable pulsed LED current sources.

The core circuitry stimulates the LEDs and measures the corresponding optical return signals. Data can be read from output registers directly or through a first in, first out (FIFO) buffer.

This highly integrated optical solution enables a low power, small footprint solution that reduces false smoke alarms in harsh environments due to dust, steam, and other nuisance sources.

OPTICAL COMPONENTS

Photodiode

The ADPD188BI integrates a 1.2 mm² deep junction photodiode. The optical sensing area is a dual detector connected to Channel PD3 and Channel PD4 in the ASIC. The photodiodes are accessible from Time Slot A or Time Slot B. The responsivity of the ADPD188BI photodiodes is shown i[n Figure 6.](#page-11-2)

LEDs

The ADPD188BI module integrates one blue LED and one IR LED.

Table 10. LED Dominant Wavelength

In addition to the integrated LEDs, the ADPD188BI can drive external LEDs.

1. WHERE PD1 IS PDET1 AND PD2 IS PDET2.

Figure 20. Optical Component Locations

16385-012

DUAL TIME SLOT OPERATION

The ADPD188BI operates in two independent time slots, Time Slot A and Time Slot B, that are carried out sequentially. The signal path from LED stimulation to data capture and processing is executed during each time slot. Each time slot has a separate datapath that uses independent settings for the LED driver, AFE setup, and the resulting data. Time Slot A and Time Slot B operate in sequence for every sampling period, as shown in [Figure 21.](#page-15-1)

The timing parameters in [Figure 21,](#page-15-1) t_A, t_B, t₁, and t₂, are defined with the following equations:

$$
t_A(\mu s) = SLOTA_LED_OFFSET + n_A \times SLOTA_PERIOD
$$

where n_A is the number of pulses for Time Slot A (Register 0x31, Bits[15:8]).

SLOTA_LED_OFFSET = 32 μs (recommended).

SLOTA_PERIOD = 15 μs (recommended).

 t_B (μ s) = SLOTB_LED_OFFSET + $n_B \times$ SLOTB_PERIOD

where n_B is the number of pulses for Time Slot B (Register 0x36, Bits[15:8]).

SLOTB LED OFFSET = 32 μs (recommended).

SLOTB_PERIOD = 15 μs (recommended)

 t_1 = 68 µs, the processing time for Time Slot A.

 t_2 = 20 µs, the processing time for Time Slot B.

 f_{SAMPLE} is the sampling frequency (Register 0x12, Bits[15:0]).

Figure 21. Time Slot Timing Diagram

Table 11. Recommended AFE and LED Timing Configuration

¹ Where x is either A or B.

Data Sheet **[ADPD188BI](https://www.analog.com/ADPD188BI?doc=ADPD188BI.pdf)**

16385-015

TIME SLOT SWITCH

Multiple configurations of the four input channels are supported, depending on the settings of Register 0x14. The integrated photodiodes can either be routed to Channel 3 and Channel 4 or summed together into Channel 1. The recommendation for the lowest noise and lowest power is to sum PDET1 and PDET2 to Channel 1, as shown i[n Figure 23.](#page-16-1) The external EXT_IN1 and EXT_IN2 inputs can be routed to Channel 1 and Channel 2, respectively, or summed into Channel 2. See [Figure 22 a](#page-16-2)nd [Figure 23](#page-16-1) for the supported configurations. In [Figure 22](#page-16-2) and [Figure 23,](#page-16-1) PDET1 is Photodiode 1, and PDET2 is Photodiode 2.

Se[e Table 12](#page-16-3) for the time slot switch registers. It is important to leave any unused inputs floating to properly operate the devices. The photodiode inputs are current inputs and, as such, these pins are also considered to be voltage outputs. Tying these inputs to a voltage may saturate the analog block.

Figure 23. Current Summation

ADJUSTABLE SAMPLING FREQUENCY

Register 0x12 controls the sampling frequency setting of the ADPD188BI and Register 0x4B, Bits[5:0] further tunes this sampling frequency clock for greater accuracy. The sampling frequency is governed by an internal 32 kHz sample rate clock that also drives the transition of the internal state machine. The maximum sampling frequencies for some sample conditions are listed in [Table 1.](#page-3-1) The maximum sample frequency for all conditions, f_{SAMPLE_MAX} , is determined by the following equation:

 $f_{SAMPLE MAX} = 1/(t_A + t_I + t_B + t_2 + t_{SLEEPMIN})$

where t_{SLEEP_MIN} is the minimum sleep time required between samples. See th[e Dual Time Slot Operation](#page-14-3) section for the definitions of t_A , t_I , t_B , and t_A .

If a given time slot is not in use, elements from that time slot do not factor into the calculation. For example, if Time Slot A is not in use, t_A and t₁ do not add to the sampling period and the new maximum sampling frequency is calculated as follows:

 $f_{SAMPLE_MAX} = 1/(t_B + t_2 + t_{SLEEP_MIN})$

EXTERNAL SYNCHRONIZATION FOR SAMPLING

The [ADPD188B](http://www.analog.com/adpd144ri_full.pdf)I provides an option to use an external synchronization signal to trigger the sampling periods. This external sample synchronization signal can be provided either on the GPIO0 pin or the GPIO1 pin. This functionality is controlled by Register 0x4F, Bits[3:2]. When enabled, a rising edge on the selected input specifies when the next sample cycle occurs. When triggered, there is a delay of one to two internal sampling clock (32 kHz) cycles before the normal start-up sequence occurs. This start-up sequence is the same as when the normal sample timer provides the trigger. To enable the external synchronization signal feature, use the following procedure:

- 1. Write 0x1 to Register 0x10 to enter program mode.
- 2. Write the appropriate value to Register 0x4F, Bits[3:2] to select whether the GPIO0 pin or the GPIO1 pin specifies when the next sample cycle occurs. Enable the appropriate input buffer using Register 0x4F, Bit 1, for the GPIO0 pin, or Register 0x4F, Bit 5, for the GPIO1 pin.
- 3. Write 0x4000 to Register 0x38.
- 4. Write 0x2 to Register 0x10 to start the sampling operations.
- 5. Apply the external synchronization signal on the selected pin at the desired rate. Sampling occurs at this rate. As with normal sampling operations, read the data using the FIFO or the data registers. The maximum frequency constraints also apply in this case.

Providing an External 32 kHZ Clock

The ADPD188BI allows the user to provide an external 32 kHz clock to the device for system synchronization, or for situations requiring a clock more accurate than the internal 32 kHz clock. The external 32 kHz clock is only provided on the GPIO1 pin. To enable the 32 kHz external clock, use the following procedure at startup:

- Drive the GPIO1 pin to a valid logic level or with the desired 32 kHz clock prior to enabling the GPIO1 pin as an input. Do not leave the pin floating prior to enabling it.
- 2. Write 0x1 to Register 0x4F, Bits[6:5] to enable the GPIO1 pin as an input.
- 3. Write 0x2 to Register 0x4B, Bits[8:7] to configure the devices to use an external 32 kHz clock. This setting disables the internal 32 kHz clock and enables the external 32 kHz clock.
- 4. Write 0x1 to Register 0x10 to enter program mode.
- 5. Write additional control registers in any order while the device is in program mode to configure the device as required.
- 6. Write 0x2 to Register 0x10 to start the normal sampling operation

STATE MACHINE OPERATION

During each time slot, the ADPD188BI operates according to a state machine. The state machine operates in the sequence shown in [Figure 24.](#page-17-3)

Figure 24. State Machine Operation Flowchart

The ADPD188BI operates in one of the following three modes: standby, program, or normal sampling mode.

Standby mode is a power saving mode in which data collection does not occur. All register values are retained in this mode. To place the device in standby mode, write 0x0 to Register 0x10, Bits[1:0]. The device powers up in standby mode.

Program mode is used to program registers. Always cycle the ADPD188BI through program mode when writing registers or changing modes. Because power cycling does not occur in this mode, the device can consume higher current in program mode than in normal operation. To place the device in program mode, write 0x1 to Register 0x10, Bits[1:0].

During normal operation, the ADPD188BI pulses light and collects data. Power consumption in this mode depends on the pulse count and data rate. To place the device in normal sampling mode, write 0x2 to Register 0x10, Bits[1:0].

NORMAL MODE OPERATION AND DATA FLOW

In normal mode, the ADPD188BI follows a specific pattern set up by the state machine. This pattern is shown in the corresponding data flow diagram in [Figure](#page-18-2) 25. The order of the pattern is as follows:

- 1. LED pulse and sample. The ADPD188BI pulses external LEDs. The response of the photodiode to the reflected light is measured by the ADPD188BI. Each data sample is constructed from the sum of n individual pulses, where n is user configurable between 1 and 255.
- 2. Intersample averaging. If desired, the logic can average n samples, from 2 to 128 in powers of 2, to produce output data. New output data is saved to the output registers every N samples.
- 3. Data read. The host processor reads the converted results from the data register or the FIFO.
- 4. Repeat. The sequence has a few different loops that enable different types of averaging while keeping both time slots close in time relative to each other.

Figure 25. State Machine Operating Sequence (Datapath)

LED Pulse and Sample

At each sampling period, the selected LED driver drives a series of LED pulses, as shown in [Figure 21.](#page-15-1) The magnitude, duration, and number of pulses are programmable over the communications interface. Each LED pulse coincides with a sensing period so that the sensed value represents the total charge acquired on the photodiode in response to only the corresponding LED pulse. Charge, such as ambient light that does not correspond to the LED pulse, is rejected.

After each LED pulse, the photodiode output relating to the pulsed LED signal is sampled and converted to a digital value by the 14-bit ADC. Each subsequent conversion within a sampling period is summed with the previous result. Up to 255 pulse values from the ADC can be summed in an individual sampling period. There is a 20-bit maximum range for each sampling period.

Averaging

The ADPD188BI offers sample accumulation and averaging functionality to increase signal resolution.

Within a sampling period, the AFE can sum up to 256 sequential pulses. As shown in [Figure](#page-18-2) 25, samples acquired by the AFE are clipped to 20 bits at the output of the AFE. Up to 27 bits of additional resolution can be achieved by averaging between sampling periods. This accumulated data of N samples is stored as 27-bit values and can be read out directly by using the 32-bit output registers or the 32-bit FIFO configuration.

When using the averaging feature set up by the NUM_AVG register, subsequent pulses can be averaged by powers of 2. The user can select from 2, 4, 8, …, up to 128 samples to be averaged.

Pulse data is still acquired by the AFE at the sampling frequency, fSAMPLE (see Register 0x12 i[n Table 34\)](#page-59-1), but new data is written to the registers at the rate of f_{SAMPL}/N every N^{th} sample. This new data consists of the sum of the previous N samples. The full 32-bit sum is stored in the 32-bit registers. However, before sending this data to the FIFO, a divide by N operation occurs. This divide operation maintains bit depth to prevent clipping on the FIFO.

Use this divide operation between sample averaging to lower the noise while maintaining 16-bit resolution. If the pulse count registers are kept to 8 or less, the 16-bit width is never exceeded. Therefore, when using Register 0x15 to average subsequent pulses, many pulses can be accumulated without exceeding the 16-bit word width. This setting can reduce the number of FIFO reads required by the host processor.

Data Read

The host processor reads output data from the ADPD188BI via the communications interface, from the data registers, or from the FIFO. New output data is made available every N samples, where N is the user configured averaging factor. The averaging factors for Time Slot A and Time Slot B are configurable independently of each other. If the averaging factors are the same, both time slots can be configured to save data to the FIFO. If the two averaging factors are different, only one time slot can save data to the FIFO. Data from the other time slot can be read from the output registers.

The data read operations are described in more detail in the [Reading Data](#page-24-0) section.

COMMUNICATIONS INTERFACE

The ADPD188BI supports both an SPI and I²C serial interface, although only one can be used at any given time in the actual application. All internal registers are accessed through the selected communications interface.

I ²C INTERFACE

The ADPD188BI I²C conforms to the UM10204 I²C-Bus Specification and User Manual, Rev. 05—9 October 2012, available from NXP Semiconductors. The device supports fast mode (400 kbps) data transfer. Register read and write operations are supported, as shown i[n Figure 26.](#page-20-2) The 7-bit I²C slave address for the device is 0x64. If the I ²C interface is being used, the CS pin must be pulled high to disable the SPI port.

Single-word and multiword read operations are supported. For a single register read, the host sends a no acknowledge (NACK) after the second data byte is read and a new register address is needed for each access.

For multiword operations, each pair of data bytes is followed by an acknowledge (ACK) from the host until the last byte of the last word is read. The host indicates the last read word by sending a no acknowledge. When reading from the FIFO (Register 0x60), the data is automatically advanced to the next word in the FIFO, and the space is freed. When reading from other registers, the register address is automatically advanced to the next register, allowing the user to read without readdressing each register, which reduces the amount of overhead required to read multiple registers. This autoincrement does not apply to the register that precedes the FIFO, Register 0x5F, or the last data register, Register 0x7E.

All register writes are single-word only and require 16 bits (one word) of data.

The software reset (Register 0x0F, Bit 0) returns an acknowledge. The device then returns to standby mode with all registers in the default state.

See [Figure 26](#page-20-2) for more information about the I²C write and read modes.

Table 13. Definitions of I ²C Terminology

Figure 26. PC Write and Read Operations

SPI PORT

The SPI port uses a 4-wire interface, consisting of the CS, MOSI, MISO, and SCLK signals, and is always a slave port. The CS signal goes low at the beginning of a transaction and high at the end of a transaction. The SCLK signal latches MOSI on a low to high transition. The MISO data is shifted out of the device on the falling edge of SCLK and must be clocked into a receiving device, such as a microcontroller, on the SCLK rising edge. The MOSI signal carries the serial input data, and the MISO signal carries the serial output data. The MISO signal remains three-state until a read operation is requested, which allows other SPI-compatible peripherals to share the same MISO line. All SPI transactions have the same basic format shown in [Table 14.](#page-21-1) A timing diagram is shown in [Figure 3.](#page-8-0) Write all data MSB first.

Table 14. Generic Control Word Sequence

The first byte written in a SPI transaction is a 7-bit address, which is the location of the address being accessed, followed by the W/ \overline{R} bit. This bit determines whether the communication is a write (Logic Level 1) or a read (Logic Level 0). This format is shown in [Table 15.](#page-21-2)

Table 15. SPI Address and W/R Byte Format

Data on the MOSI pin is captured on the rising edge of the clock, and data is propagated on the MISO pin on the falling edge of the clock. The maximum read and write speed for the SPI slave port is 10 MHz.

A sample timing diagram for a multiple word SPI write operation to a register is shown i[n Figure 27.](#page-21-3) A sample timing diagram of a single word SPI read operation is shown i[n Figure 28.](#page-21-4) The MISO pin transitions from being three-state to being driven following the reception of a valid \overline{R} bit. In this example, Byte 0 contains the address and the W/R bit and subsequent bytes carry the data. A sample timing diagram of a multiple word SPI read operation is shown i[n Figure 29.](#page-22-0) I[n Figure 27](#page-21-3) t[o Figure 29,](#page-22-0) rising edges on SCLK are indicated with an arrow, signifying that the data lines are sampled on the rising edge.

When performing multiple word reads or writes, the data address is automatically incremented to the next consecutive address for subsequent transactions except for Address 0x5F, Address 0x60 (FIFO), and Address 0x7F.

Figure 29. SPI Slave Read Clocking (Burst Read Mode, N Bytes)

APPLICATIONS INFORMATION **TYPICAL CONNECTION DIAGRAM**

[Figure 30](#page-23-4) shows the recommended connection diagram for the ADPD188BI using the SPI communications port. [Figure 31](#page-23-5) shows a circuit using the I ²C port. The desired communications port, together with the GPIO0 and GPIO1 lines, connects to a system microprocessor or sensor hub. When using the SPI port, the I²C interface must be disabled by connecting the SDA and SCL pins high to 1.8 V. When using the I²C interface, the SPI is disabled by connecting \overline{CS} to 1.8 V. Tie the unused inputs, SCLK and MOSI, to ground. The EXT_IN1 and EXT_IN2 pins are current inputs and can be connected to external sensors. A voltage source can be connected to the EXT_IN1 and EXT_IN2 pins through a series resistance, effectively converting the voltage into a current (see th[e Using the EXT_IN1 and EXT_IN2](#page-33-0) Inputs [with a Voltage Source](#page-33-0) section).

Provide a regulated 1.8 V supply and tie this supply to VDD1 and VDD2. The VLEDx level uses a standard regulator circuit according to the peak current requirements specified in [Table 1](#page-3-1) and calculated in the [Calculating Current Consumption](#page-29-1) section. Place 0.1 µF ceramic decoupling capacitors as close as possible to VDD1 and VDD2 and place a 1.0 µF ceramic capacitor as close as possible to the VREF pin.

For best noise performance, connect AGND, DGND, and LGND together at a large conductive surface, such as a ground plane, ground pour, or large ground trace.

Figure 30. SPI Mode Connection Diagram

Figure 31. I²C Mode Connection Diagram

LAND PATTERN

[Figure 32](#page-23-6) shows the recommended PCB footprint (land pattern). [Table 8 a](#page-9-5)n[d Figure 4](#page-9-4) provide the recommended soldering profile.

RECOMMENDED START-UP SEQUENCE

At power-up, the device is in standby mode (Register $0x10 = 0x0$), as shown in [Figure 24.](#page-17-3) The ADPD188BI does not require a particular power-up sequence.

To begin measurement from standby mode, initiate the ADPD188BI as follows:

- 1. Set the CLK32K_EN bit (Register 0x4B, Bit 7) to start the sample clock (32 kHz clock). This clock controls the state machine. If this clock is off, the state machine is not able to transition as defined by Register 0x10.
- 2. Write 0x1 to Register 0x10 to force the device into program mode. Step 1 and Step 2 can be swapped, but the actual state transition does not occur until both steps occur.
- 3. Write additional control registers in any order while the device is in program mode to configure the devices as required.
- 4. Write 0x2 to Register 0x10 to start normal sampling operation.

To terminate normal operation, follow this sequence to place the ADPD188BI in standby mode:

- 1. Write 0x1 to Register 0x10 to force the device into program mode.
- 2. Write to the registers in any order while the device is in program mode.
- 3. Write 0x00FF to Register 0x00 to clear all interrupts. If desired, clear the FIFO as well by writing 0x80FF to Register 0x00.
- 4. Write 0x0 to Register 0x10 to force the device into standby mode.
- 5. Optionally, stop the 32 kHz clock by resetting the CLK32K_EN bit (Register 0x4B, Bit 7). Register 0x4B, Bit 7 $= 0$ is the only write that must be written when the device is in standby mode (Register $0x10 = 0x0$). If 0 is written to this bit while in program mode or normal mode, the devices cannot transition into any other mode, including standby mode, even if they are subsequently written to do so. As a result, the power consumption in what appears to be standby mode is greatly elevated. For this reason, and due to the very low current draw of the 32 kHz clock while in operation, it is recommended to keep running the 32 kHz clock after it is turned on for easy use.

READING DATA

The ADPD188BI provides multiple methods for accessing the sample data. Each time slot can be independently configured to provide data access using the FIFO or the data registers. Interrupt signaling is also available to simplify timely data access. The FIFO is available to loosen the system timing requirements for data accesses.

Reading Data Using the FIFO

The ADPD188BI includes a 128-byte FIFO memory buffer that can be configured to store data from either or both time slots. Register 0x11 selects the type of data from each time slot to be written to the FIFO. Note that both time slots can be enabled to use the FIFO, but only if their output data rate is the same.

Output Data Rate = f_{SAMPL}/Nx

where:

 f_{SAMPLE} is the sampling frequency.

 Nx is the averaging factor for each time slot (N_A for Time Slot A and N_B for Time Slot B). In other words, $N_A = N_B$ must be true to store data from both time slots in the FIFO.

Data packets are written to the FIFO at the output data rate. A data packet for the FIFO consists of a complete sample for each enabled time slot. Data for each photodiode channel can be stored as either 16 or 32 bits. Each time slot can store 2, 4, 8, or 16 bytes of data per sample, depending on the mode and data format. To ensure that data packets are intact, new data is only written to the FIFO if there is sufficient space for a complete packet. Any new data that arrives when there is not enough space is lost. The FIFO continues to store data when sufficient space exists.

Always read FIFO data in complete packets to ensure that data packets remain intact.

Data is stored in the FIFO Time Slot A Channel 1 first, followed by Channel 2, Channel 3, and Channel 4. Then, Time Slot B, Channel 1, Channel 2, Channel 3, and Channel 4 are written, unless the device is configured to sum all channels. In that case, a single value of either 16 bits or 32 bits, depending on the FIFO data configuration, is written for Time Slot A, followed by Timeslot B. For 16-bit writes, the data is written as Bits[15:8] followed by Bits[7:0]. For 32-bit writes, the data is written as Bits[15:8] followed by Bits[7:0], Bits[31:24], and Bits[23:16].

The number of bytes currently stored in the FIFO is available in Register 0x00, Bits[15:8]. A dedicated FIFO interrupt is also available and automatically generates when a specified amount of data is written to the FIFO.

Interrupt-Based Method

To read data from the FIFO using an interrupt-based method, use the following procedure:

- 1. In program mode, set the configuration of the time slots as desired for operation.
- 2. Write Register 0x11 with the desired data format for each time slot.
- 3. Set the FIFO_THRESH bit in Register 0x06, Bits[13:8] to the interrupt threshold. A recommended value for this is the number of 16-bit words in a data packet, minus 1. This causes an interrupt to generate when there is at least one complete packet in the FIFO.
- 4. Enable the FIFO interrupt by writing a 0 to the FIFO_ INT_MASK in Register 0x01, Bit 8. Also, configure the interrupt pin (GPIO0) by writing the appropriate value to the bits in Register 0x02.
- 5. Enter normal operation mode by setting Register 0x10 to 0x2.
- 6. When an interrupt occurs, consider the following:
	- It is not required to read the FIFO_SAMPLES bits because the interrupt is generated only if there are one or more full packets. Optionally, the interrupt routine can check for the presence of more than one available packet by reading these bits.
	- Read a complete packet using one or more multiword accesses using Register 0x60. Reading the FIFO automatically frees the space for new samples.

The FIFO interrupt automatically clears immediately upon reading any data from the FIFO and is set again only when the FIFO is written and the number of words is above the FIFO threshold.

Polling Method

To read data from the FIFO in a polling method, use the following procedure:

- 1. In program mode, set the configuration of the time slots as desired for operation.
- 2. Write Register 0x11 with the desired data format for each time slot.
- 3. Enter normal operation mode by setting Register 0x10 to 2.

Next, begin the following polling operations:

- 1. Wait for the polling interval to expire.
- 2. Read the FIFO_SAMPLES bits (Register 0x00, Bits[15:8]).
- 3. If $FIFO_SAMPLES \geq the packet size, read a packet using$ the following steps:
	- Read a complete packet using one or more multiword accesses via Register 0x60. Reading the FIFO automatically frees the space for new samples.
	- Repeat Step 1.

When a mode change is required, or any other disruption to normal sampling is necessary, the FIFO must be cleared. Use the following procedure to clear the state and empty the FIFO:

- 1. Enter program mode by setting Register 0x10 to 0x1.
- 2. Write 1 to Register 0x00, Bit 15.

Reading Data from Registers Using Interrupts

The latest sample data is always available in the data registers and is updated simultaneously at the end of each time slot. The data value for each photodiode channel is available as a 16-bit value in Register 0x64 through Register 0x67 for Time Slot A, and Register 0x68 through Register 0x6B for Time Slot B. If allowed to reach their maximum value, Register 0x64 through Register 0x6B clip. If Register 0x64 through Register 0x6B saturate, the unsaturated (up to 27 bits) values for each channel are available in Register 0x70 through Register 0x77 for Time Slot A and Register 0x78 through Register 0x7F for Time Slot B. Sample interrupts are available to indicate when the registers are updated and can be read. To use the interrupt for a given time slot, use the following procedure:

- 1. Enable the sample interrupt by writing a 0 to the appropriate bit in Register 0x01. To enable the interrupt for Time Slot A, write 0 to Bit 5. To enable the interrupt for Time Slot B, write 0 to Bit 6. Either one or both interrupts can be set.
- 2. Configure the interrupt pin (GPIOx) by writing the appropriate value to the bits in Register 0x02.
- 3. An interrupt generates when the data registers are updated.
- 4. The interrupt handler must perform the following in order:
	- Read Register 0x00 and observe Bit 5 or Bit 6 to confirm which interrupt has occurred. This step is not required if only one interrupt is in use.
- Read the data registers before the next sample can be written. The system must have interrupt latency and service time short enough to respond before the next data update, based on the output data rate.
- Write a 1 to Bit 5 or Bit 6 in Register 0x00 to clear the interrupt.

If both time slots are in use, it is possible to use only the Time Slot B interrupt to signal when all registers can be read. It is recommended to use the multiword read to transfer the data from the data registers.

Reading Data from Registers Without Interrupts

If the system interrupt response is not fast or predictable enough to use the interrupt method, or if the interrupt pin (GPIOx) is not used, it is possible to obtain reliable data access by using the data hold mechanism. To guarantee that the data read from the registers is from the same sample time, it is necessary to prevent the update of samples while reading the current values. The method for executing register reads without interrupt timing is as follows:

- 1. Write a 1 to SLOTA_DATA_HOLD or SLOTB_DATA_ HOLD (Register 0x5F, Bit 1 and Bit 2, respectively) for the time slot requiring access (both time slots can be accessed). Writing to these bits prevents sample updates.
- 2. Read the registers as desired.
- 3. Write a 0 to the SLOTA_DATA_HOLD or SLOTB_DATA_ HOLD bits (Register 0x5F, Bit 1 and Bit 2, respectively) previously set. Writing to these bits allows sample updates to occur again.

Because a new sample may arrive while the reads are occurring, this method prevents the new sample from partially overwriting the data being read.

CLOCKS AND TIMING CALIBRATION

The ADPD188BI operates using two internal time bases. A 32 kHz clock sets the sample timing, and a 32 MHz clock controls the timing of internal functions such as LED pulsing and data capture. Both clocks are internally generated and exhibit device to device variation of approximately 10% (typical).

The ADPD188BI provides a simple calibration procedure for both clocks.

Calibrating the 32 kHz Clock

This procedure calibrates items associated with the output data rate. Calibrating this clock is important for items where an accurate data rate is important.

To calibrate the 32 kHz clock, use the following steps:

1. Set the sampling frequency to the highest the system can handle, such as 2000 Hz. Because the 32 kHz clock controls sample timing, the clock frequency is readily accessible via the GPIO0 pin. Configure the interrupt by writing the appropriate value to Bits[2:0] in Register 0x02 and set the interrupt to occur at the sampling frequency by

writing 0x0 to Register 0x01, Bit 5 or Bit 6. Monitor the GPIO0 pin. The interrupt frequency must match the set sample frequency.

- 2. If the monitored interrupt frequency is less than the set sampling frequency, decrease the CLK32K_ADJUST bits (Register 0x4B, Bits[5:0]). If the monitored interrupt frequency is larger than the set sampling frequency, increase the CLK32K_ADJUST bits.
- 3. Repeat Step 1 until the monitored interrupt signal frequency is close to the set sampling frequency.

Calibrating the 32 MHz Clock

This procedure calibrates items associated with the fine timing within a sample period, such as LED pulse width and spacing, and assumes that the 32 kHz clock is already calibrated.

Use the following steps to calibrate the 32 MHz clock:

- 1. Write 0x1 to Register 0x5F, Bit 0.
- 2. Enable the CLK_RATIO calculation by writing 0x1 to Register 0x50, Bit 5 (CLK32M_CAL_EN). This function counts the number of 32 MHz clock cycles in two cycles of the 32 kHz clock. With this function enabled, this value is stored in Register 0x0A, Bits[11:0] and this ratio is nominally 2000 (0x07D0).
- 3. Calculate the 32 MHz clock error as follows:

 $Clock Error = 32 MHz \times (1 - CLK_RATIO/2000)$

4. Adjust the frequency by setting Bits[7:0] in Register 0x4D per the following equation:

 $CLK32M$ $ADJUST = Clock Error/109$ kHz

- 5. Write 0x0 to Register 0x50, Bit 5 to reset the CLK_RATIO function.
- 6. Repeat Step 1 through Step 5 until the desired accuracy is achieved.
- 7. Write 0x1 to Register 0x5F, Bit 0, and set the GPIO0 pin back to the mode desired for normal operation.

OPTIONAL TIMING SIGNALS AVAILABLE ON GPIO0 AND GPIO1

The ADPD188BI provides a number of different timing signals, available via the GPIO0 and GPIO1 pins, to enable easy system synchronization and flexible triggering options. Each GPIOx pin can be configured as an open-drain output if they are sharing the bus with other drivers, or they can be configured to always drive the bus. Both outputs also have polarity control in situations where a timing signal must be inverted from the default.

The various available timing signals are controlled by the settings in Register 0x0B. Bits[12:8] of this register control the timing signals available on GPIO1, and Bits[4:0] control the timing signals available on GPIO0. All of the timing signals described in this data sheet are available on either (or both) of the GPIO0 and GPIO1 pins. Timing diagrams are shown in [Figure 33](#page-26-1) an[d Figure 34.](#page-27-2) The time slot settings used to generate the timing diagrams are described i[n Table 17.](#page-26-2)

Table 17. ADPD188BI Settings Used for the Timing Diagrams Shown i[n Figure 33](#page-26-1) and [Figure 34](#page-27-2)

Figure 33. Optional Timing Signals Available on GPIOx—Register 0x0B, Bits[12:8] or Bits[4:0] = 0x02, 0x05, 0x06, 0x07, and 0x0F

Interrupt Function

Setting Register 0x0B, Bits[12:8] or Bits[4:0] = 0x01 configures the respective pin to perform the interrupt function as defined by the settings in Register 0x01.

Sample Timing

Setting Register 0x0B, Bits[12:8] or Bits[4:0] = $0x02$ configures the respective pin to provide a signal that asserts at the beginning of the first time slot of the current sample and deasserts at the end of the last time slot of the current sample. For example, if both time slots are enabled, this signal asserts at the beginning of Time Slot A and deasserts at the end of Time Slot B. If only a single time slot is enabled, the signal asserts at the beginning of the enabled time slot and deasserts at the end of this same time slot.

Pulse Outputs

Three options are available to provide a copy of the LED pulse outputs. Setting Register 0x0B, Bits[12:8] or Bits[4:0] = $0x05$ provides a copy of the Time Slot A LED pulses on the respective pin. A setting of 0x06 provides the Time Slot B pulses, and a setting of 0x07 provides the pulse outputs of both time slots.

Output Data Cycle Signal

There are three options available to provide a signal that indicates when the output data is written to the output data registers or to the FIFO. Setting Register 0x0B, Bits[12:8] or $Bits[4:0] = 0x0C$ provides a signal that indicates that a data value is written for Time Slot A. A setting of 0x0D provides a signal that indicates that a data value is written for Time Slot B, and a setting 0x0E provides a signal to indicate that a value is written for either time slot. The signal asserts at the end of the time slot when the output data is already written, and deasserts at the start of the subsequent sample. This timing signal is especially useful in situations where the FIFO is being used. For example, one of the GPIOx pins can be configured to provide an interrupt after the FIFO reaches the FIFO threshold set in Register 0x06, Bits[13:8], while the other GPIOx pin can be configured to provide the output data cycle signal. This signal can be used to trigger a peripheral device, such as an accelerometer, so that time aligned signals are provided to the processor.

fS/2 Output

Setting Register 0x0B, Bits[12:8] or Bits[4:0] = 0x0F configures the respective pin to provide a signal that toggles at half the sampling rate. The $f_s/2$ timing signal always starts in an active low state when the device switches from standby mode to normal operating mode and transitions to a high state at the completion of the first sample.

Logic 0 Output

Setting Register 0x0B, Bits[12:8] or Bits[4:0] = $0x10$ configures the respective pin to provide a Logic 0 output.

Logic 1 Output

Setting Register 0x0B, Bits[12:8] or Bits[4:0] = $0x11$ configures the respective pin to provide a Logic 1 output.

32 kHz Oscillator Output

Setting Register 0x0B, Bits[12:8] or Bits[4:0] = 0x13 configures the respective pin to provide a copy of the on-board 32 kHz oscillator.

LED DRIVER PINS AND LED SUPPLY VOLTAGE

The LED driver pins (LED1/DNC, LED2, and LED3/DNC) have an absolute maximum voltage rating of 3.6 V. Any voltage exposure over this rating affects the reliability of the device operation and, in certain circumstances, causes the device to stop proper operation. The voltage of the LED driver pins must not be confused with the supply voltages for the LEDs themselves (V_{LED1} and V_{LED3}). These are the voltages applied to the anodes of the internal LEDs connected at VLED1 and VLED3.

LED DRIVER OPERATION

The LED drivers for the ADPD188BI are current sinks. Typical LED driver current vs. LED driver voltage is shown in [Figure 9.](#page-11-1) [Figure 30](#page-23-4) shows the basic schematic of how the ADPD188BI connects to an LED through the LED driver. Th[e Determining](#page-28-0) [the Average Current](#page-28-0) section and th[e Determining C](#page-28-1)_{VLED} section define the requirements for the bypass capacitor (CVLED) and the supply voltages of the LEDs (V_{LEDx}).

DETERMINING THE AVERAGE CURRENT

When the ADPD188BI drives an LED, it drives the LED in a series of short pulses[. Figure 35](#page-28-2) shows the typical ADPD188BI configuration of a pulse burst sequence. In this sequence, the LED pulse width (t_{LED_PULSE}) is 3 µs, and the LED pulse period ($t_{LED\text{ PERIOD}}$) is 15 µs. The goal of C_{VLED} is to buffer the LED between individual pulses. In the worst case scenario, where the pulse train shown i[n Figure 35](#page-28-2) is a continuous sequence of short pulses, the VLEDx supply must supply the average current. Therefore, calculate ILED AVERAGE as follows:

 $I_{LED\; AVERAGE} = (t_{LED\; PULSE}/t_{LED\; PERIOD}) \times I_{LED\; PEAK}$ (1)

where:

 $I_{LED_AVERAGE}$ is the average current needed from the V_{LED} supply. It is also the VLEDx supply current rating.

ILED_PEAK is the peak current setting of the LED.

For the numbers shown in [Figure 35,](#page-28-2) ILED_AVERAGE = $3/19 \times$ $I_{LED\ PEAK}$. For typical LED timing, the average V_{LEDX} supply current is $3/19 \times 250$ mA = 39.4 mA, indicating that the VLEDx supply must support a dc current of 40 mA.

Figure 35. Typical LED Pulse Burst Sequence Configuration

DETERMINING CVLED

To determine the CVLED capacitor value, determine the maximum forward bias voltage ($V_{FB_LED_MAX}$) of the LED in operation. Fro[m Figure 36,](#page-28-3) ILED_PEAK converts to VFB_LED_MAX. For example, with a 100 mA current, $V_{FB_LED_MAX}$ is 3.75 V. Any series resistance in the LED path must also be included in this voltage. When designing the LED path, keep in mind that small resistances can add up to large voltage drops when a 100 mA current is driven through the resistor. These resistances can be unnecessary constraints on the VLED_x supply.

For the CVLED capacitor to be sized correctly, do not deplete it during the pulse of the LED to the point where the voltage on the capacitor is less than the forward bias on the LED. To calculate the minimum value for the V_{LEDx} bypass capacitor (C_{VIEW}), use the following equation:

$$
C_{VLED} = \frac{t_{LED_PULSE} \times I_{LED_PEAK}}{V_{LED_MIN} - (V_{FB_LED_MAX} + 0.6)}
$$
(2)

where:

 $t_{LED\ PULSE}$ is the LED pulse width.

ILED_PEAK is the maximum forward bias current on the LED used in operating the device.

 $V_{LED MMN}$ is the lowest voltage from the V_{LED} supply with no load. $V_{FB LED}$ MAX is the maximum forward bias voltage required on the LED to achieve ILED PEAK.

The numerator of the C_{VLED} equation sets up the total discharge amount in coulombs from the bypass capacitor to satisfy a single programmed LED pulse of the maximum current. The denominator represents the difference between the lowest voltage from the V_{LEDx} supply and the LED required voltage. The LED required voltage is the voltage of the anode of the LED such that the 0.6 V compliance of the LED driver at 100 mA and the forward bias voltage of the LED operating at the maximum current is satisfied. For a typical ADPD188BI example, assume that the lowest value for the V_{LEDx} supply is 4.5 V and that the peak current is 100 mA for the blue LED. The minimum value for CVLED is then equal to 2 µF.

$$
C_{VLED} = (3 \times 10^{-6} \times 0.10)/(4.5 - (3.75 + 0.6)) = 2.0 \,\mu\text{F} \tag{3}
$$

As shown in Equation 3, the minimum supply voltage drops close to the maximum anode voltage, and the demands on CVLED become more stringent, forcing the capacitor value higher. It is important to plug the correct values into these equations. For example, using an average value for V_{LEDMMN} instead of the worst-case value for VLED_MIN can cause a problem. Therefore, adding sufficient margin on CVLED is strongly recommended.

The calculation shown above assumes a series resistance between V_{LEDX} and C_{VIEW} of <1 Ω and that the capacitor can be fully recharged between pulses. If this is not the case, then the number of pulses must be factored into the value of CVLED.

Figure 36. Typical LED Forward Bias Voltage Drop as a Function of the LED Driver Current

USING EXTERNAL LEDS

The ADPD188BI LED driver is also connected to an external package pin so that the driver can drive external LEDs, if desired. [Figure 37](#page-29-3) shows a connection diagram that enables driving external LEDs.

CALCULATING CURRENT CONSUMPTION

The current consumption of the ADPD188BI depends on the user selected operating configuration, as described in the following equations.

Total Power Consumption

To calculate the total power consumption, use Equation 4.

$$
Total Power = I_{VDD_AVERAGE} \times V_{DD} + I_{LED_AVERAGE} \times V_{LED}
$$
 (4)

where:

 $I_{VDD\;AVERAGE}$ is the average V_{DD} supply current. V_{DD} is the voltage applied at the VDD1 and VDD2 pins. ILED_AVERAGE is the average LED supply current. VLED is the voltage at the VLEDx pins, respectively.

Average V_{DD} Supply Current

To calculate the average V_{DD} supply current (I_{VDD_AVG}), use Equation 5.

$$
I_{VDD_AVG} = DR \times ((I_{AFE_A} \times t_{SLOTA}) + (I_{AFE_B} \times t_{SLOTB}) +
$$

\n
$$
Q_{PROC_x} + I_{VDD_STANDBY}
$$
\n(5)

where:

DR is the data rate in Hz.

 $I_{VDD_STANDBY} = 0.2 \mu A$.

 Q_{PROC} *x* is an average charge associated with a processing time, as follows:

When only Time Slot A is enabled,

$$
Q_{PROC_A}\left(C\right)=0.35\times10^{-6}
$$

When only Time Slot B is enabled,

 $Q_{PROC_B} (C) = 0.24 \times 10^{-6}$

When Time Slot A and Time Slot B are enabled,

$$
Q_{PROC_AB} (C) = 0.40 \times 10^{-6}
$$

$$
I_{AFE,x} (A) = 3.0 \times 10^{-3} + (1.5 \times 10^{-3} \times NUM_CHANNELS) + (4.6 \times 10^{-3} \times I_{LEDX.PK} / SCALE_X)
$$
 (6)

$$
t_{\text{SLOTx}} (\text{sec}) = LEDx_OFFSET + LEDx_PERIOD \times
$$

$$
PULSE_COUNT \tag{7}
$$

where:

NUM_CHANNELS is the number of active channels. ILEDX_PK is the peak LED current, expressed in amps, for the LED enabled in that particular time slot.

SCALE X is the scale factor for the LED current drive determined by Bit 13 of the ILEDx_COARSE register.

LEDx_OFFSET is the pulse start time offset expressed in seconds.

 $LEDx$ PERIOD is the pulse period expressed in seconds. PULSE_COUNT is the number of pulses.

Note that if either Time Slot A or Time Slot B are disabled, $I_{AFE-x} =$ 0 for that respective time slot.

Average V_{LEDA} Supply Current

To calculate the average V_{LEDA} supply current (I_{LEDA} $_{AVGA}$), use Equation 8.

$$
I_{LED_AVG_A} = SLOTA_LED_WIDTH \times I_{LEDA_PK} \times DR \times
$$

$$
PULSE_COUNT
$$
 (8)

where:

SLOTA_LED_WIDTH is the LED pulse width expressed in seconds.

ILEDA_PK is the peak current, expressed in amps, for the Time Slot A LED.

Average V_{LEDB} Supply Current

To calculate the average VLEDB supply current (ILED_AVG_B), use Equation 9.

$$
I_{LED_AVG_B} = SLOTB_LED_WIDTH \times I_{LEDB_PK} \times DR \times
$$

$$
PULSE_COUNT
$$
 (9)

where:

SLOTB_LED_WIDTH is the LED pulse width expressed in seconds.

ILEDB_PK is the peak current, expressed in amps, for the Time Slot B LED.

OPTIMIZING SNR

Setting Optimal TIA Gain and LED Current

The optimal gain and LED current must be set at startup according to the expected signal level and desired SNR. In smoke detector applications, the expected power transfer ratio (PTR) of the measured smoke sources in the order of <10 nW of received optical power for each mW of transmitted optical power. This optical power is a very small response. Therefore, the TIA gain setting of 200 kΩ is the most likely to be used to ensure the lowest referred to input noise setting for the signal being measured. If a smoke chamber is used, there can be an additional background signal present. If this background signal is large enough such that the combination of the background plus the desired signal saturates the input of the device at 200 kΩ TIA gain, a smaller TIA gain must be chosen. After the ideal TIA gain is determined, set the LED current to a level that allows the greatest amount of input channel dynamic range to be used without saturating.

Tuning the Pulse Count

After the LED peak current and TIA gain are optimized, increasing the number of pulses per sample increases the SNR by the square root of the number of pulses. There are two ways to increase the pulse count. The pulse count registers (Register 0x31, Bits[15:8], and Register 0x36, Bits[15:8]) change the number of pulses per internal sample. Register 0x15, Bits[6:4] and Bits[10:8], controls the number of internal samples that are averaged together before the data is sent to the output. Therefore, the number of pulses per sample is the pulse count register multiplied by the number of subsequent samples being averaged. In general, the internal sampling rate increases as the number of internal sample averages increase to maintain the desired output data rate. The SNR per watt is most optimal with pulse count values of 16 or less. If the pulse count values are above 16, the square root relationship begins to roll off such that the SNR no longer increases at the rate of the square root of the number of pulses. However, this square root relationship continues to hold when averaged between samples using Register 0x15.

Note that increasing the LED peak current increases SNR almost directly proportional to LED power, whereas increasing the number of pulses by a factor of n results in only a nominal $\sqrt{(n)}$ increase in SNR.

When using the sample sum and average function (Register 0x15), the output data rate decreases by the number of summed samples. To maintain a static output data rate, increase the sample frequency (Register 0x12) by the same factor as that selected in Register 0x15. For example, for a 100 Hz output data rate and a sample sum and average of four samples, set the sample frequency to 400 Hz.

Improving SNR Using Integrator Chopping

The charge integrator is the last stage in the AFE that is integrated to the ADPD188BI datapath. The integrator uses an on and off integration sequence, synchronized to the emitted light pulse, which acts as an additional high-pass filter to remove offsets, drifts, and low frequency noise from the previous stages. However, the integrating amplifier may introduce low frequency signal content at a low level. The ADPD188BI has an integrator chop mode that enables additional chopping in the digital domain to remove this signal. This chopping is achieved by

using even numbers of pulses per sample and inverting the integration sequence for half of these sequences. When calculating how to combine the digitized result of each pulse of the sample, the sequences with an inverted integrator sequence are subtracted and the sequences with a normal integrator sequence are added. An example diagram of the integrator chopping sequence is shown i[n Figure 38](#page-31-0)**.**

The result of integrator chopping is that any low frequency signal contribution from the integrator is eliminated, leaving only the integrated signal and results in higher SNR, especially at higher numbers of pulses and at lower TIA gains where the integrator noise contribution becomes more pronounced.

Digital chopping is enabled using the registers and bits detailed in [Table 18](#page-31-1)**.** The bit fields define the chopping operation for the first four pulses. This 4-bit chopping sequence is then repeated for all subsequent pulses. In [Figure 38,](#page-31-0) a sequence is shown where the second and fourth pulses are inverted while the first and third pulses remain in the default polarity (noninverted). This configuration is achieved by setting Register $0x17$, Bits[3:0] = 0xA and Register 0x1D, Bits[3:0] = 0xA for Time Slot A and Time Slot B, respectively. To complete the operation, the math must be adjusted using Register 0x58. In this example, set Register 0x58, Bits[9:8] and Register 0x58, Bits[11:10] to b01 to add the third pulse and subtract the fourth pulse for Time Slot A and Time Slot B, respectively. Set Register 0x58, Bits[2:1] and Register 0x58, Bits[6:5] to b01 to add the first pulse and subtract the second pulse for Time Slot A and Time Slot B, respectively. This sequence then repeats for every subsequent sequence of four pulses. An even number of pulses must be used with integrator chop mode.

When using integrator chop mode, the ADC offset registers (Register 0x18 through Register 0x1B for Time Slot A and Register 0x1E through Register 0x21 for Time Slot B) must be set to 0. These registers must be set because when the math is adjusted to subtract inverted integration sequences while default integration sequences are added, any digital offsets at the ADC output are automatically eliminated. Integrator chop mode also eliminates the need to manually null the ADC offsets at startup in a typical application. Eliminating the offset using chop mode may clip at least half of the noise signal when no input signal is present, making it difficult to measure the noise floor during system characterization. Because of this difficulty, either characterize the noise floor of the system with chop mode disabled or with chop mode enabled and include a minimal signal present at the input that increases the noise floor enough such that it is no longer clipped.

Figure 38. Diagram of the Integrator Chopping Sequence

Table 18. Register Settings for Integrator Chop Mode

Data Sheet And a sheet Apple of the Contract of the Contract of the [ADPD188BI](https://www.analog.com/ADPD188BI?doc=ADPD188BI.pdf) ADPD188BI ADPD188BI

TIA ADC MODE

[Figure 39](#page-32-1) shows how to put the ADPD188BI into a mode that effectively runs the TIA directly into the ADC without using the analog band-pass filter (BPF) and integrator. This mode is referred to as TIA ADC mode. There are two basic applications of TIA ADC mode: normal operation and TIA ADC.

In normal operation, all the background light is blocked from the signal chain, and therefore, cannot be measured. TIA ADC mode can measure the amount of background and ambient light.

Figure 39. TIA ADC Mode Block Diagram

When the devices are in TIA ADC mode, the BPF and the integrator stage are bypassed. This bypass effectively wires the TIA directly into the ADC. At the set sampling frequency, the ADC samples Channel 1 through Channel 4 in sequential order and each sample is taken at 1 µs intervals.

There are two modes of operation in TIA ADC mode. One mode is an inverting configuration where TIA ADC mode directly drives the ADC. This mode is enabled by setting Register 0x43 (Time Slot A) and/or Register 0x45 (Time Slot B) to 0xB065, which bypasses the BPF and the integrator. With the ADC offset register(s) for the desired channel set to 0 and the TIA_VREF set to 1.265 V, the output of the ADC is at ~13,000 codes for a single pulse and a zero input current condition. As the input current from the photodiode increases, the ADC output decreases toward 0.

The recommended TIA ADC mode is one in which the BPF is bypassed and the integrator is configured as a buffer. This mode is enabled by writing 0xAE65 to Register 0x43 (Time Slot A) and/or Register 0x45 (Time Slot B) to bypass the BPF. To configure the integrator as a buffer, set Bit 7 of Register 0x42 (Time Slot A) and/or Register 0x44 (Time Slot B) to 1, and set Bit 7 of Register 0x58 to 1. With the ADC offset register(s) for the desired channel set to 0 and TIA_VREF set to 1.265 V, the output of the ADC is at ~13,000 codes for a single pulse and a zero input current condition. As the input current from the photodiode increases, the ADC output decreases toward 0.

When configuring the integrator as a buffer, there is the option to either use a gain of 1 or a gain of 0.7. Using the 0.7 gain increases the usable dynamic range at the input to the TIA. The buffer gain is set using Register 0x42, Bit 9 for Time Slot A and Register 0x44, Bit 9 for Time Slot B. Setting this bit to 0 (default) sets a gain of 1. Setting this bit to 1 configures the buffer with a gain of 0.7.

The ADC output (ADC_{OUT}) is calculated as follows:

$$
ADC_{OUT} = 8192 \pm \left(\left(\left(2 \times TIA_VREF - 2 \times i \times R_F - 1.8 \text{ V} \right) / \right. \right. \right. \left. \left. \left(\frac{18 \text{ V}}{146 \text{ W}} \right) \times \text{SLOTx_BUF_GAIN} \right) \right) \tag{10}
$$

where:

TIA_VREF is the bias voltage for the TIA (the default value is 1.265 V).

 i is the input current to the TIA.

RF is the TIA feedback resistor.

SLOTx_BUF_GAIN is either 0.7 or 1, based on the setting of Register 0x42, Bit 9 and Register 0x44, Bit 9.

Equation 10 is an approximation and does not account for internal offsets and gain errors. The equation also assumes that the ADC offset registers are set to 0.

One time slot can be used in TIA ADC mode at the same time the other time slot is being used in normal pulsed mode. This capability is useful to simultaneously monitor ambient and pulsed signals. The ambient signal is monitored during the time slot configured for TIA ADC mode, while the pulsed signal, with the ambient signal rejected, is monitored in the time slot configured for normal mode.

Protecting Against TIA Saturation in Normal Operation

One reason to monitor TIA ADC mode is to protect against environments that may cause saturation. One concern when operating in high light conditions, such as in a chamberless smoke detector design, is that the TIA stage may become saturated while the ADPD188BI continues to communicate data. The resulting saturation is not typical. The TIA, based on its settings, can only handle a certain level of photodiode current. Based on how the ADPD188BI is configured, if there is a current level from the photodiode that is larger than the TIA can handle, the TIA output during the LED pulse effectively extends and widens the current pulse. The AFE timing is then violated because the positive portion of the BPF output extends into the negative section of the integration window. As a result, the photosignal is subtracted from itself, decreasing the output signal when the effective light signal increases.

To measure the response from the TIA and to verify that this stage is not saturating, place the device in TIA ADC mode with the integrator configured as a buffer and modify the timing. More specifically, sweep SLOTx_AFE_OFFSET until the output reading reaches a maximum. This procedure aligns the ADC sampling time with the LED pulse to measure the total amount of light falling on the photodetector (for example, background light + LED pulse).

To ensure that the TIA does not saturate, make sure to provide a safe operating region typically at ¾ full scale and lower. Use [Table 19](#page-33-1) to determine how the output codes map to ADC levels on a per channel per pulse basis. These codes are not the same as in normal mode because the BPF and integrator are not unity-gain elements.

Using the EXT_IN1 and EXT_IN2 Inputs with a Voltage Source

The ADPD188BI can be used for voltage inputs. Voltage inputs can be measured in normal mode or in TIA ADC mode. TIA ADC mode is preferred if these inputs are not a result of stimulation from the LED driver. To understand the conversion gain from a voltage through a series resistor, Rs, determine the current by following the schematic i[n Figure 40](#page-33-2) and using the following equation:

Figure 40. ADPD188BI Used for Voltage Inputs

Input Current =
$$
(V_{IN} - TIA_{VREF})/(R_s + R_{IN})
$$

where:

Input Current is the resulting input current to the device. V_{IN} is the voltage input.

TIA_VREF is the setting of the TIA reference voltage. R_S is the external series resistance shown in Figure 40. R_IN is the on-chip series resistance as defined i[n Table 2.](#page-5-1)

Values for R_IN are listed i[n Table 2.](#page-5-1) R_IN is not needed for the photodiode or other current inputs because the current of these inputs are not a function of the input resistance. Converting the input current in amps to ADC codes (LSBs) follow[s Table 19 i](#page-33-1)n TIA ADC mode. Current conversion in normal mode is listed in [Table 2.](#page-5-1) The offset level shown in [Table 19](#page-33-1) represents the expected code value with zero current input. The conversion gain in nA/LSB can be added onto this offset level for nonzero input currents.

¹ TIA linear dynamic range is 85% of listed saturation levels.

Table 20. Configuration Registers to Switch Between Normal Sample Mode and TIA ADC Mode

Data Sheet And a sheet Albert And a sheet [ADPD188BI](https://www.analog.com/ADPD188BI?doc=ADPD188BI.pdf) ADPD188BI

FLOAT MODE

The ADPD188BI has a unique operating mode, float mode, that allows excellent SNR at low power in low light situations. In float mode, the photodiode is first preconditioned to a known state and then the photodiode anode is disconnected from the ADPD188BI receive path for a preset amount of float time. During the float time, light falls on the photodiode, either from ambient light, pulsed LED light, or a combination of the two depending on the operating mode. Charge from the sensor is stored directly on the capacitance of the sensor. At the end of the float time, the photodiode switches back into the ADPD188BI receive path and an inrush of the accumulated charge occurs, which is subsequently integrated by the ADPD188BI integrator. This integrator allows the maximum amount of charge to be processed per pulse with the minimum amount of noise added by the signal path. The charge is integrated externally on the photodiode capacitance for as long as it takes to acquire maximum charge, independent of the signal path amplifiers, that add noise to the signal.

Amplifier and ADC noise values are constant for a given measurement. For optimal SNR, it is recommended to have a greater amount of signal (charge) per measurement. In normal mode, because the pulse time isfixed, the charge per measurement is only increased by increasing the LED drive current. For high light conditions, this is sufficient. However, in low light conditions, there is a limit to the available current. In addition, high current pulses can cause ground noise in some systems. Blue LEDs have lower efficiency at high currents and many battery designs do not deliver high current pulses as efficiently. Float mode provides flexibility to increase the amount of charge per measurement by either increasing the LED drive current or by increasing the float time. This flexibility is especially useful in low current transfer ratio (CTR) conditions, such as 1 nA/mA, where normal mode requires multiple pulses to achieve an acceptable level of SNR.

is known (typically either 2 µs or 3 µs) and is consistent across devices and conditions. The shape of the signal coming through the BPF is also predictable, allowing a user to align the integrator timing with the zero crossing of the filtered signal. In float mode, the shape of the signal produced by the charge dump can differ across devices and conditions. A filtered signal cannot be reliably aligned and as a result, the BPF cannot be used. In float mode, the entire charge dump is integrated in the negative cycle of the integrator, and the positive cycle cancels any offsets.

Float Mode Measurement Cycle

[Figure 41](#page-35-0) shows the float mode measurement cycle timing diagram, and the following details the main points of the cycle:

- The precondition period is shown prior to Point A. The photodiode is connected to the TIA and the photocurrent flows into the TIA. The photodiode anode is held at 0.9 V (Register 0x42 and Register 0x44, Bits $[5:4] = 0x2$ sets TIA $VREF = 0.9 V$. The photodiode is reverse biased to a maximum reverse bias of ~250 mV by setting Register 0x54, Bit $7 = 1$ and Register 0x54, Bits[9:8] = 0x2 (for Time Slot A). At this point, the output of the TIA (TIA_OUT) = TIA_VREF – ($I_{PD} \times R_F$), where I_{PD} is the current flowing from the PD into the ADPD188BI input when the integrator is off.
- At Point A, the photodiode is disconnected from the receive path. Light continues to fall on the photodiode, which produces a charge that directly accumulates on the photodiode capacitance. As the charge accumulates, the voltage at the floating photodiode anode rises. The TIA is disconnected from the input to the ADPD188BI so that no current flows through the TIA, and the TIA output is at TIA_VREF. The integrator resets to 0 just prior to Point B. In the [Float Mode for Synchronous LED Measurements](#page-37-0) section, the LED pulses during the time between Point A and Point D. Float times of <4 µs are not allowed.

In float mode, the signal path bypasses the BPF and only uses the TIA and integrator. In normal mode, the shape of the pulse

- At Point B, the integrator begins the positive integration phase. Small dc offsets between the TIA output and the integrator reference causes the integrator output to ramp up for positive offsets or ramp down for negative offsets. The photodiode continues to accumulate charge during this period.
- At Point C, the integrator begins the negative integration phase. This reversal in polarity begins to cancel any signal caused by offsets. This offset cancellation continues through Point F where all offsets are cancelled completely.
- At Point D, the photodiode switches into the receive path where all the charge that has accumulated on the photodiode capacitance during the float time is dumped into the TIA. The typical charge dump time is less than 2 µs. As the current

flows through the TIA, the output of the TIA responds with a negative signal. Because the integrator is in the negative integration phase at this point, the integrator output rises as the input current to the device integrates back to total charge. Between Point D and Point E, any light incident on the photodiode produces additional photocurrent that is immediately integrated by the integrator as charge.

- At Point E, the TIA disconnects from the receive path and the TIA output returns to TIA_VREF. Between Point E and Point F, the integrator completes the negative integration phase and cancels the offsets.
- At Point F, the integrator output is held until sampled by the ADC.

Figure 41. Float Mode Measurement Cycle Timing Diagram

Float Mode Limitations

When using float mode, the limitations of the mode must be well understood. For example, there is a finite amount of charge that can accumulate on the capacitance of the photodiode, and there is also a maximum amount of charge that can be integrated by the integrator. Based on an initial reverse bias of 250 mV on the photodiode and if the photodiode begins to become nonlinear at \sim 200 mV of forward bias, there is \sim 450 mV of headroom for the anode voltage to increase from its starting point at the beginning of the float time before the charge ceases to accumulate in a linear fashion. It is desirable to operate only in the linear region of the photodiode (see [Figure 42\)](#page-36-1). To verify that float mode is operating in the linear region of the diode, perform a simple check by recording data at a desired float time and then recording data at half the float time. The ratio of the two received signals is recommended to be 2:1. If this ratio does not hold true, the diode is likely beginning to forward bias at the longer float time and becomes nonlinear.

Figure 42. Transfer Function of Integrated Charge on the Photodiode vs. Float Time

The maximum amount of charge that can be stored on the photodiode capacitance and remain in the linear operating region of the sensor can be estimated by the following:

 $Q = CV$

where:

Q is the integrated charge.

C is the capacitance of the photodiode.

V is the amount of voltage change across the photodiode before the photodiode becomes nonlinear.

For the ADPD188BI, PDET1 and PDET2 are configured to be summed in a single channel. The PD capacitance is ~45 pF with 450 mV of headroom. Therefore, maximum amount of charge that can be stored on the photodiode capacitance is 20.25 pC.

In addition, consider the maximum amount of charge the ADPD188BI integrator can integrate. The integrator can integrate up to 7.6 pC. When this charge is referred to the input, consider the TIA gain. When the TIA gain is at 200 k Ω , the input referred charge is at a 1:1 ratio to the integrated charge on the integrator. For 100 kΩ gain, the ratio is 2:1, for 50 kΩ gain,

it is 4:1, and for 25 kΩ gain, it is 8:1. For the previous example using a photodiode with 45 pF capacitance, use a 50 kΩ TIA gain and set the float timing so that for a single pulse, the ADC output is at 50% of full scale. This TIA gain is a recommended operating condition for the background response from a smoke chamber with no smoke present. Under these operating conditions, 3.75 pC integrates per pulse by the integrator for 15 pC of charge accumulated on the photodiode capacitance. For small CTR, however, it can take a long time to accumulate 15 pC of charge on the photodiode capacitance. In this case, use higher TIA gains according to how much charge can be accumulated in a given amount of time. Ultimately, float times are determined by the type of measurement being made (ambient or pulsed LED), the photodiode capacitance, and the CTR of the system.

Float Mode for Ambient Light Measurements

Float mode is used for ambient light measurements where the background light is too small to be measured in TIA ADC mode. Use TIA ADC mode for ambient light measurements of higher intensities. Small amounts of light can be measured with adequate float times, allowing the incoming charge to accumulate to levels large enough to be measured above the noise floor of the system. The source of this light can be any combination of synchronous light (such as from a pulsed LED) and asynchronous light (such as background). If there is no system generated light source, the measurement is simply a measure of the background light.

Use a two pulse differential measurement technique to cancel out electrical drifts and offsets. Take two measurements, each of a different float time. The first float time is considerably shorter than the second pulse. After taking the two measurements, subtract Measurement 1 from Measurement 2, which effectively cancels out any offset and drift common to both measurements. What is left is an ambient light measurement based on an amount of charge that is integrated over a time that is the difference between the first and second float times. For example, if Float Time 1 is 6 µs and Float Time 2 is 26 µs, the ambient light measurement is based on 20 µs of charge integrated on the photodiode capacitance with any offset and drift removed.

In float mode for ambient light, the number of pulses must be set to two to cancel drifts and offsets because only the first pulse can be short. More than two pulses can be used, however, pulses two through n are always the same length. If drift cancellation is not required, any number of pulses can be used and added together. [Figure 43](#page-37-1) shows an example of float ambient mode timing, an[d Table 21](#page-37-2) details the relevant registers that must be configured.

Figure 43. Example of Float Ambient Mode Timing

Table 21. Float Ambient Mode Registers

Float Mode for Synchronous LED Measurements

In float LED mode, photocurrent is generated from ambient light and pulsed LED light during the float time. Float LED mode is desirable in low signal conditions where the CTR is <5 nA/mA. Float mode accumulates the received charge during longer LED pulses without adding noise from the signal path, effectively yielding the highest SNR per photon attainable.

As with float ambient mode, multiple pulses cancel electrical offsets and drifts. However, in float LED mode, the ambient light must also be cancelled because only the reflected return from the LED pulses is desired. To achieve this, use an even

number of equal length pulses. For every pair of pulses, the LED flashes in one of the pulses and does not flash in the other. The total response from the LED + ambient + offset is present in one of the pulses. In the other, only the ambient light and offset is present. Subtracting the two pulses is eliminates ambient light as well as any offset and drift. It is recommended to use groups of four pulses for measurement where the LED is flashed on Pulse 2 and Pulse 3. The accumulator adds Pulse 2 and Pulse 3 and then subtracts Pulse 1 and Pulse 4. To gain additional SNR, use multiple groups of four pulses.

The settings of FLT LED FIRE x, Register 0x5A, Bits[15:8] determine if the LED fires in which pulse position. Which pulse

positions are added or subtracted is configured in the FLT_ MATH12x and FLT_MATH34x bits of Register 0x58. These sequences are repeated in groups of four pulses. The value written to the FIFO or data registers is dependent on the total number of pulses per sample period. For example, if the device is setup for 32 pulses, the 4-pulse sequence, as defined in FLT_ LED_FIRE_x and FLT_MATHxxx, repeats eight times and a single register or FIFO write of the final value based on 32 pulses executes[. Table 22](#page-38-0) details the relevant registers for float LED mode.

A timing diagram for a four pulse float LED sequence for Time Slot B is shown i[n Figure 44.](#page-39-0) In this example, the device is set up for LED pulses of 12 µs that fall within a float period of 16 µs, 2 µs of which are used to dump the accumulated charge on the photodiode. The integration time is set to $3 \mu s$, which is $1 \mu s$ more than the charge dump time to allow the timing margin when integrating the incoming charge. Note that there is a 9 µs offset built into the integration start time. Take this offset into account when setting the SLOTx_AFE_OFFSET value. As shown in [Figure 44,](#page-39-0) the time of the first charge dump is set to 30 μ s. SLOTx_ AFE_OFFSET is set to 0x238 (17.75 µs), taking into account the 3 µs integration time, the 9 µs offset, and an additional 250 ns for edge placement margin.

To calculate SLOTx_AFE_OFFSET, use the following equation:

$SLOTx$ AFE OFFSET = $SLOTx$ LED OFFSET – $SLOTx_AFE_WIDTH - 9.25 \mu s$

The integration period is placed so that the negative phase of the integration is centered on the charge dump phase. The TIA is an inverting stage and therefore places the negative phase of the integration during the dumping of the charge from the photodiode, causing the integrator to increase with the negative going output signal from the TIA.

The LED flashes in the second and third pulses of the four pulse sequence. Setting Register 0x58, Bits[6:5] = 2 and Register 0x58, Bits $[11:10] = 1$ forces the device to add the second and third pulses while subtracting the first and fourth pulses, which effectively cancels out the ambient light and electrical offsets and drift.

Figure 44. Example Timing Diagram of Four Pulse Float LED Mode Sequence

A comparison of float ambient mode vs. float LED mode is shown in [Table 23](#page-39-1) an[d Table 24.](#page-39-2)

Table 23. Float Ambient Mode—Measure Ambient Light Level

Table 24. Float LED Mode—Measurement Synchronous Reflected Light from LED

Data Sheet **[ADPD188BI](https://www.analog.com/ADPD188BI?doc=ADPD188BI.pdf)**

Monitoring Ambient Light Levels in Float LED Mode

In real-world applications, it is common for the ambient light levels to change constantly. When using float LED mode, increasing amounts of ambient light can approach levels where a majority of the dynamic range available on the photodiode capacitance can be used by the ambient signal. For this reason, users must monitor the ambient light level to make configuration changes when necessary, such as for float time, TIA gain, and operating mode. There are two ways to monitor ambient light levels. One way is to use TIA ADC mode in the alternate time slot and to continuously monitor the ambient light level. The other way is to use a feature of the ADPD188BI where the ambient light level is automatically monitored in the background during float mode operation and is compared against a user-defined threshold. If the ambient light level exceeds this threshold by a user-defined number of times, a user readable flag is set by the device that can be output to a GPIO[. Table 25](#page-40-0) lists all the registers used to monitor the ambient light level while in float LED mode.

The user sets an ambient level threshold in the BG_THRESH_x bits, which is the threshold by which the ADC result of the subtract cycles in float LED mode are compared against. The subtract cycles in float LED mode are the positions in the pulse sequence in which the LED pulse is masked and is therefore the background level measurement. The ADC result is equal to the raw ADC output minus the contents of the ADC offset register (Register 0x18 to Register 0x1B and Register 0x1E to Register 0x21). In the BG_COUNT_x bits, the user sets a limit on the number of cycles that BG_THRESH_x is exceeded by the ADC result before the BG_STATUS bit is set for any particular channel. Every time the BG_THRESH_x value is exceeded by the ADC result during a subtract cycle, an internal counter increments. Each channel has a counter. When this counter count exceeds the limit set in the BG_COUNT_x bits, the BG_STATUS bit is set for the channel. The user can periodically monitor the BG_STATUS bit to check for asserted bits. Alternatively, a GPIOx pin can be asserted if a BG_STATUS flag is set. See [Table 25](#page-40-0) for the various logical combinations of BG_STATUS flags and interrupts that can be brought out on a GPIOx.

RECOMMENDED CONFIGURATION FOR SMOKE DETECTOR APPLICATION

This section is a guideline for AFE configuration for the ADPD188BI. This list of register settings does not include interrupt configuration, oscillator settings, or GPIO configurations. It is expected that the 32 kHz and 32 MHz oscillators are calibrated and the FIFO and interrupt settings are configured specific to the end application.

0x54 0x0AA0 PD reverse bias, approximately 250 mV

USING A SMOKE CHAMBER WITH THE ADPD188BI

The smoke chamber is specifically designed by Analog Devices, Inc. to be used with the ADPD188BI. The device number for the chamber i[s EVAL-CHAMBER](https://www.analog.com/EVAL-ADPD188BIZ-S2?doc=ADPD188BI.pdf) and is ordered separately. It is recommended to use th[e EVAL-CHAMBER](https://www.analog.com/EVAL-ADPD188BIZ-S2?doc=ADPD188BI.pdf) with smoke detector designs that require a smoke chamber. The smoke chamber design is engineered to minimize background response while controlling the environment around the ADPD188BI module by limiting dust accumulation and keeping out insects. A picture of the [EVAL-CHAMBER](https://www.analog.com/EVAL-ADPD188BIZ-S2?doc=ADPD188BI.pdf) mounted on th[e EVAL-ADPD188BIZ-S2](https://www.analog.com/EVAL-ADPD188BIZ-S2?doc=ADPD188BI.pdf) evaluation board is shown in [Figure 45.](#page-41-2)

Figure 45[. EVAL-CHAMBER S](https://www.analog.com/EVAL-ADPD188BIZ-S2?doc=ADPD188BI.pdf)moke Chamber

The ADPD188BI registers a finite, positive signal due to light scattering from the smoke chamber. Although the chamber is designed to minimize this positive signal, there is a nonzero response in the absence of smoke. When using a smoke chamber with the ADPD188BI, this background response must be accounted for to accurately measure the level of smoke particles present in the chamber.

The positive signal has a constant value over the time frame of a smoke event and can be measured at end of line testing so that the initial background response can be stored in the system nonvolatile memory (NVM). The background response is then monitored over time and recalibrated to account for long-term changes in the environment, such as dust and residue build up.

This background signal also validates the functionality of the ADPD188BI. The [EVAL-CHAMBER](https://www.analog.com/EVAL-ADPD188BIZ-S2?doc=ADPD188BI.pdf) is engineered so that the background response is small enough to allow the ADPD188BI to be used with the 200 kΩ TIA gain setting, which provides maximum gain to the smoke particle measurement with the highest possible SNR at the lowest power consumption.

REGISTER DETAILS

[Table](#page-42-1) 27 shows the power-on reset values.

Table 27. Numeric Register Listing

Data Sheet **[ADPD188BI](https://www.analog.com/ADPD188BI?doc=ADPD188BI.pdf)**

LED CONTROL REGISTERS

Table 28. LED Control Registers

AFE CONFIGURATION REGISTERS

Table 29. AFE Global Configuration Registers

Data Sheet **[ADPD188BI](https://www.analog.com/ADPD188BI?doc=ADPD188BI.pdf)**

Table 30. AFE Configuration Registers, Time Slot A

Table 31. AFE Configuration Registers, Time Slot B

Rev. B | Page 52 of 62

FLOAT MODE REGISTERS

Table 32. Float Mode Registers

SYSTEM REGISTERS

Table 33. System Registers

ADC REGISTERS

Table 34. ADC Registers

DATA REGISTERS

Table 35. Data Registers

OUTLINE DIMENSIONS

Dimensions shown in millimeters

ORDERING GUIDE

 $1 Z =$ RoHS Compliant Part.

² EVAL-ADPDUCZ is the microcontroller board, ordered separately, required to interface with the EVAL-ADPD188BIZ-S2.

³ EVAL-CHAMBER is the smoke chamber used with the ADPD188BIZ, ordered separately. Sample orders can be placed for two pieces (EVAL-CHAMBER) or 10 pieces (EVAL-CHAMBER-10). Production quantities are ordered directly from Accumold, part number 28800x.

