

February 2007

FDMS8690

N-Channel Power Trench® MOSFET

30V, **27A**, **9.0m** Ω

Features

- Max $r_{DS(on)} = 9.0 \text{m}\Omega$ at $V_{GS} = 10 \text{V}$, $I_D = 14.0 \text{A}$
- Max $r_{DS(on)} = 12.5 m\Omega$ at $V_{GS} = 4.5 V$, $I_D = 11.5 A$
- High performance trench technology for extremely low r_{DS(on)} and gate charge
- Minimal Qgd (2.9nC typical)
- RoHS Compliant





General Description

This device has been designed specifically to improve the efficiency of DC/DC converters. Using new techniques in MOSFET construction, the various components of gate charge and capacitance have been optimized to reduce switching losses. Low gate resistance and very low Miller charge enable excellent performance with both adaptive and fixed dead time gate drive circuits. Very low $r_{\text{DS}(\text{on})}$ has been maintained to provide an extremely versatile device.

Application

- High Efficiency DC-DC converters.
- Notebook CPU power supply
- Multi purpose Point of Load





MOSFET Maximum Ratings T_A = 25°C unless otherwise noted

Symbol	Parameter		Ratings	Units	
V_{DS}	Drain to Source Voltage			30	V
V _{GS}	Gate to Source Voltage			±20	V
	Drain Current -Continuous (Package limited)	T _C = 25°C		27	
	-Continuous (Silicon limited) T _C = 25°C			52	_
ID	-Continuous	T _A = 25°C	(Note 1a)	14	Α
	-Pulsed			100	
D	Power Dissipation	T _C = 25°C		37.8	W
P_{D}	Power Dissipation	T _A = 25°C	(Note 1a)	2.5	- vv
T _J , T _{STG}	Operating and Storage Junction Temperature Range			-55 to +150	°C

Thermal Characteristics

$R_{\theta JC}$	Thermal Resistance, Junction to Case	3.3	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Note 1a	50	C/VV

Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FDMS8690	FDMS8690	Power 56	13"	12mm	3000 units

Electrical Characteristics $T_J = 25^{\circ}\text{C}$ unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Chara	Off Characteristics					
BV_{DSS}	Drain to Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$	30			V
$\frac{\Delta BV_{DSS}}{\Delta T_{J}}$	Breakdown Voltage Temperature Coefficient	I _D = 250μA, referenced to 25°C		34		mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 24V$, $V_{GS} = 0V$			1	μΑ
I _{GSS}	Gate to Source Leakage Current	$V_{GS} = \pm 20V, V_{DS} = 0V$			±100	nA

On Characteristics

V _{GS(th)}	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 250\mu A$	1	1.6	3	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	$I_D = 250\mu\text{A}$, referenced to 25°C		-4.5		mV/°C
		$V_{GS} = 10V, I_D = 14.0A$		7.4	9.0	
r _{DS(on)}	Drain to Source On Resistance	$V_{GS} = 4.5V, I_D = 11.5A$		9.9	12.5	mΩ
		$V_{GS} = 10V, I_D = 14.0A, T_J = 125$ °C		10.6	13.3	

Dynamic Characteristics

C _{iss}	Input Capacitance	\\ 15\\\\\ 0\\	1260	1680	pF
C _{oss}	Output Capacitance	$V_{DS} = 15V, V_{GS} = 0V,$ f = 1MHz	535	715	pF
C _{rss}	Reverse Transfer Capacitance	1 - 1101112	80	120	pF
R_g	Gate Resistance	f = 1MHz	1.1	5.0	Ω


Switching Characteristics

t _{d(on)}	Turn-On Delay Time		8	16	ns
t _r	Rise Time	$V_{DD} = 15V, I_{D} = 1.0A$ $V_{GS} = 10V, R_{GEN} = 6\Omega$	1.8	10	ns
t _{d(off)}	Turn-Off Delay Time	V _{GS} = 10V, n _{GEN} = 652	26	42	ns
t _f	Fall Time		19	35	ns
$Q_{g(TOT)}$	Total Gate Charge at 10V	V _{GS} = 0V to 10V	18.8	27	nC
$Q_{g(5)}$	Total Gate Charge at 5V	$V_{GS} = 0V \text{ to } 5V$ $V_{DD} = 15V$ $I_{D} = 14.0A$	10	14	nC
Q_{gs}	Gate to Source Gate Charge	1 _D = 14.0A	3.5		nC
Q_{gd}	Gate to Drain "Miller" Charge		2.9		nC

Drain-Source Diode Characteristics

	V_{SD}	Source to Drain Diode Forward Voltage	$V_{GS} = 0V, I_S = 2.1A$ (Note 2)		0.7	1.2	V
	t _{rr}	Reverse Recovery Time	1 14 0 A di/dt 100 A /			45	ns
Į	Q _{rr}	Reverse Recovery Charge	$I_F = 14.0 \text{ A, di/dt} = 100 \text{A/}\mu\text{s}$			33	nC

Notes:
1: R_{0JA} is determined with the device mounted on a 1in² pad 2 oz copper pad on a 1.5 x 1.5 in. board of FR-4 material. R_{0JC} is guaranteed by design while R_{0CA} is determined by the user's board design.



a. 50° C/W when mounted on a 1 in² pad of 2 oz copper

b. 125°C/W when mounted on a minimum pad of 2 oz copper



2: Pulse Test: Pulse Width $< 300 \mu s$, Duty cycle < 2.0%.

Typical Characteristics T_J = 25°C unless otherwise noted




Figure 1. On-Region Characteristics




Figure 3. Normalized On-Resistance vs Junction Temperature




Figure 5. Transfer Characteristics




Figure 2. Normalized On-Resistance vs Drain Current and Gate Voltage




Figure 4. On-Resistance vs Gate to Source Voltage




Figure 6. Source to Drain Diode Forward Voltage vs Source Current

Typical Characteristics $T_J = 25^{\circ}\text{C}$ unless otherwise noted




Figure 7. Gate Charge Characteristics




Figure 9. Unclamped Inductive Switching Capability




Figure 11. Forward Bias Safe Operating Area




Figure 8. Capacitance vs Drain to Source Voltage




Figure 10. Maximum Continuous Drain Current vs Ambient Temperature




Figure 12. Single Pulse Maximum Power Dissipation

Typical Characteristics T_J = 25°C unless otherwise noted





Figure 13. Transient Thermal Response Curve



- A DOES NOT FULLY CONFORM TO JEDEC REGISTRATION, MO-229. DATED 11/2001.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994
- D. TERMINALS 5,6,7 AND 8 ARE TIED TO THE EXPOSED PADDLE

MLP08GrevD





TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

Across the board. Around the world.™ ActiveArray™ Bottomless™ Build it Now™ CoolFET™

 $CROSSVOLT^{\text{TM}}$ $\mathsf{CTL^{\mathsf{TM}}}$ Current Transfer Logic™ DOME™ E²CMOS™ EcoSPARK® EnSigna™ FACT Quiet Series™

FACT[®] FAST® FASTr™ FPS™ FRFET®

GlobalOptoisolator™ GTO™

HiSeC™ i-Lo™ ImpliedDisconnect™

IntelliMAX™ $\mathsf{ISOPLANAR}^{\scriptscriptstyle\mathsf{TM}}$ MICROCOUPLER™ MicroPak™ MICROWIRE™ MSX^{TM} $MSXPro^{TM}$ OPTOPLANAR®

 $\mathsf{OCXPro}^{\mathsf{TM}}$ OPTOLOGIC® PACMAN™ РОР™ Power220® Power247® PowerEdge™

 OCX^{TM} PowerSaver™ PowerTrench® Programmable Active Droop™

QFET[®] QS™ QT Optoelectronics™ Quiet Series™ RapidConfigure™ RapidConnect™ ScalarPump™ SMART START™ SPM[®]

SuperFET™ SuperSOT™-3 SuperSOT™-6 SuperSOT™-8 ТСМ™ The Power Franchise®

TinyBoost™ TinyBuck™

TinyLogic[®] TINYOPTO™ TinyPower™ TinyWire™ TruTranslation™ uSerDes™ UHC®

UniFET™

VCX™

Wire™

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

- which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- 1. Life support devices or systems are devices or systems 2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild Semiconductor. The datasheet is printed for reference information only.

Rev. 123