User manual

Document information

Information	Content
Keywords	PTN38007, PTN38003A, PTN5110, USB Type-C, CC Logic, Orientation Detection, USB3.1 Gen2, USB3.2, USB4.0, SuperSpeed, DisplayPort, Linear Redriver
Abstract	The PTN38007-EVM/PTN38003A-EVM is capable of interfacing a USB Type-C port with various alternate mode devices. The evaluation board is intended for use as an evaluation and customer demonstration tool, as well as a reference design.



Revision history

Rev	Date	Description
v.1.0	20210628	Initial version

Important notice

NXP provides the enclosed product(s) under the following conditions:

This evaluation kit is intended for use of ENGINEERING DEVELOPMENT OR EVALUATION PURPOSES ONLY. It is provided as a sample IC pre-soldered to a printed circuit board to make it easier to access inputs, outputs, and supply terminals. This evaluation board may be used with any development system or other source of I/O signals by simply connecting it to the host MCU or computer board via off-theshelf cables. This evaluation board is not a Reference Design and is not intended to represent a final design recommendation for any particular application. Final device in an application will be heavily dependent on proper printed circuit board layout and heat sinking design as well as attention to supply filtering, transient suppression, and I/O signal quality.

The goods provided may not be complete in terms of required design, marketing, and or manufacturing related protective considerations, including product safety measures typically found in the end product incorporating the goods. Due to the open construction of the product, it is the user's responsibility to take any and all appropriate precautions with regard to electrostatic discharge. In order to minimize risks associated with the customers applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards. For any safety concerns, contact NXP sales and technical support services.

1 Introduction

PTN38007 and PTN38003A (PTN38007/3A) are a Type-C USB3.2/ DP1.4 combo redriver optimized for USB3 and DisplayPort applications on either the Downstream Facing Port (DFP) or Upstream Facing Port (UFP) by following the four high-speed differential data flow to extend the signal reach.

This document explains in detail how to connect the PTN38007/3A-EVM evaluation board in a system using external PD controller in a stand-alone mode, and how to configure the on-board multiplexers for each operation mode. The document also illustrates the LPCUSBSIO module operation and configuration with the PTN38007/3A-EVM evaluation board.

2 Finding kit resources and information on the NXP web site

NXP Semiconductors provides online resources for this evaluation board and its supported device(s) on <u>http://www.nxp.com</u>.

The information page for PTN38007-EVM evaluation board is at http://www.nxp.com/ PTN38007-EVM, and the information page for PTN38003A-EVM evaluation board is at http://www.nxp.com/PTN38003A-EVM. The information page provides overview information, documentation, software and tools, parametrics, ordering information and a **Getting Started** tab. The **Getting Started** tab provides quick-reference information applicable to using the PTN38007/3A-EVM evaluation board, including the downloadable assets referenced in this document.

2.1 Collaborate in the NXP community

The NXP community is for sharing ideas and tips, ask and answer technical questions, and receive input on just about any embedded design topic.

The NXP community is at <u>http://community.nxp.com</u>.

3 Getting ready

Working with the PTN38007/3A-EVM evaluation board requires the kit contents, additional hardware and a Windows PC workstation with installed software.

3.1 Kit contents

- · Assembled and tested evaluation board in an anti-static bag
- Quick Start Guide

3.2 Additional hardware

In addition to the kit contents, the following hardware is necessary or beneficial when working with this kit.

- One PC/Notebook with USB-C supporting USB3.2 Gen1/2, DisplayPort, Thunderbolt 3 (PTN38007 only), or USB4 (PTN38007 only). A USB-A connector is also needed to configure EVM via micro-USB cable
- Corresponding device for evaluation: USB3.2 Gen1/2, DisplayPort monitor, Thunderbolt 3 (PTN38007 only), or USB4 (PTN38007 only)

- One Type-C cable to connect between EVM and device
- One micro-USB cable to connect EVM to a PC

3.3 Windows PC workstation

This evaluation board requires a Windows PC workstation. Meeting these minimum specifications should produce great results when working with this evaluation board.

• USB-enabled computer with Windows 7 or Windows 10

3.4 Software

Installing software is necessary to work with this evaluation board. All listed software is available on the evaluation board's information page at <u>http://www.nxp.com/PTN38007-EVM</u> or <u>http://www.nxp.com/PTN38003A-EVM</u>.

4 Getting to know the hardware

The stand-alone board is intended to evaluate PTN38007/3A on an existing USB Type-C port that supports USB3.1/3.2, DisplayPort, Thunderbolt 3 and USB4. When using the DFP board ("H₂" is marked on the top side of the board), the user connects the upstream port (J101) of this evaluation board directly to a Type-C port of a computer or phone without any Type-C cable, and downstream port (J102) is connected to a device or docking station through either a standard Type-C cable, or tethered cable from the device/dock.

When using the UFP board (" D_2 " is marked on the top side of the board), user connects the downstream port (J201) of this evaluation board directly to a Type-C port of a device or a docking station without any Type-C cable, and upstream port (J202) is connected to a computer or a phone through a standard Type-C cable.

While this board is powered through a USB micro-B cable (5 V input) on J105, PTN38007/3A, on-board AUX/LS multiplexers, and PCA9570 GPIO expanders are powered up, and the user can use an I²C tool such as LPCUSBSIO (built-in function in LPCUSBSIO module) to configure PTN38007/3A into different operating modes, using the GPIO expander's output to configure plug orientation and multiplexer selection (tristated or DisplayPort AUX Enabled). A GUI interface is also available to configure the above configurations.



4.1 Block diagram

4.2 PCB photo



Figure 3. PTN38007/3A-EVM evaluation board back side

User manual

4.3 PTN38007/3A-EVM evaluation board schematics



4.3.1 Type-C connector and PTN38007/3A (DFP)

The connection between PTN38007/3A and upstream/downstream Type-C receptacles are according to the datasheet's pin assignment.

When PTN38007/3A is used in DFP configuration, the board is marked with 'H₂' as "connecting to Host side". J101 is used as a UFP port that plugs into a computer, and J102 is used as a DFP port that plugs into a device or dock. CC1/CC2/VBUS/SBU1/SUB2/USB2_D± signals pass through from the plug side to receptacle side.



On the DFP board, PTN38007/3's 7-bit I²C address is set to 0110 000 by connecting ADDR/ORIENT pin to GND directly. This address is being used by GUI to distinguish if a DFP or a UFP board is being used. The AUTO_ORIENTATION_EN pin is pulled up by default, thus the AUTO ORIENTATION DETECTION function is enabled. However, this will not impact the normal operation. GUI scripts will always override this function, and correct orientation is always programmed.

PTN38007-EVM/PTN38003A-EVM evaluation board



4.3.2 Type-C connector and PTN38007/3A (UFP)

The connection between PTN38007/3A and upstream/downstream Type-C receptacles are according to the datasheet's pin assignment.

When PTN38007/3A is used in UFP configuration, the board is marked with 'D₂' as "connecting to Device side". J201 is used as a UFP port that plugs into a computer, and J202 is used as a DFP port that plugs into a device or dock. CC1/CC2/VBUS/SBU1/SUB2/USB2_D± signals pass through from the plug side to receptacle side.



On the UFP board, PTN38007/3A's 7-bit I²C address is set to 0110 011 by connecting ADDR/ORIENT pin to VDD directly. This address is being used by GUI to distinguish if a DFP or a UFP board is being used. The AUTO_ORIENTATION_EN pin is pulled up by default, thus the AUTO ORIENTATION DETECTION function is enabled. However, this will not impact the normal operation. GUI scripts will always override this function, and correct orientation is always programmed.

4.3.3 Low-speed switches

There are two layers of low-speed switches using NX3DV221 multiplexers; they are used to sort out the correct polarity of the SBU signals, and then route to PTN38007/3A for snooping purposes.

U104 is implemented as a crossbar switch to orient SBU1 and SBU2 signals as AUXP/ AUXN or AUXN/AUXP according to the MUX ORIENTATION signal. U103 routes the corresponding SBU1/2 signals to PTN38007/3A's AUX and LS snooping pins, depending on whether the interface is in DP alternate mode or Thunderbolt/USB4 mode.

Thunderbolt/USB4 mode and LS signal snooping is only available in PTN38007/3A, and should be ignored in PTN38003A. In a design, these muxes are not needed since the AUX snooping polarity can be changed through PTN38003A's register 0x04 bit [3].



4.3.4 GPIO expanders

Low-speed switch controls are configured through the GPIO expanders. The GUI user interface also incorporates these controls.



Figure 9. Schematic of GPIO expanders

The following table summarizes the GPIO expander's control signal assignment; its 7-bit I^2C slave address is 010 0100.

Bit	Signal Name	Comment
0	DP_TBT_SEL	Select DisplayPort or Thunderbolt mode 0 = DisplayPort Alternate Mode 1 = Thunderbolt Alternate Mode
1	MUX_ORIENTATION	Select CC line orientation 0 = Normal orientation 1 = Reversed orientation

UM11595

© NXP B.V. 2021. All rights reserved

 Table 1. Control signal assignment for GPIO expander...continued

Bit	Signal Name	Comment
2	DP_TBT_OEn	Enable/Disable low-speed switch outputs 0 = Enabled 1 = Disabled
3	Output Not Used	Data bit is used to further distinguish different operating modes with the same byte programming.

In each device operating mode, each bit should be configured as shown in <u>Table 2</u> and <u>Table 3</u>. Therefore, a predefined byte can be programmed to the GPIO expander's output while transitioning into different modes.

Table 2. DFP configuration

DF	P configuration	Mode 0 Safe State	Mode 1 USB3 Only	Mode 2 USB3+DP2Lane	Mode 3 DP4Lane	Mode 4 Thunderbolt	Mode 5 USB4.0
0	DP_TBT_SEL	1	1	0	0	0	0
1	MUX_ORIENTATION	0/1	0/1	0/1	0/1	0/1	0/1
2	DP_TBT_OEn	0	0	0	0	1	1
3	Not Used	0	1	0	1	0	1
Byte	e Programming	0x04/0x06	0x0c/0x0e	0x00/0x02	0x08/0x0a	0x01/0x03	0x09/0x0b

Table 3. UFP configuration

UFI	P configuration	Mode 0 Safe State	Mode 1 USB3 Only	Mode 2 USB3+DP2Lane	Mode 3 DP4Lane	Mode 4 Thunderbolt	Mode 5 USB4.0
0	DP_TBT_SEL	1	1	0	0	0	0
1	MUX_ORIENTATION	0/1	0/1	0/1	0/1	0/1	0/1
2	DP_TBT_OEn	0	0	1	1	0	0
3	Not Used	0	1	0	1	0	1
Byte	e Programming	0x04/0x06	0x0c/0x0e	0x01/0x03	0x09/0x0b	0x00/0x02	0x08/0x0a

4.3.5 Board headers



Figure 10. Schematic of board headers

There are two 10-pin 50-mil spacing headers (J103 and J104) providing signal connection to the PTN5110 PD baseboard (or LPCUSBSIO module) when the PD baseboard is used. While using PTN38007/3A-EVM evaluation board by itself, J104 can also connect to <u>Aardvark I2C/SPI Host Adapter</u> or <u>Promira Serial Platform</u> with a 100 mil spacing to 50 mil spacing adapter (Digikey Part# <u>1471-1373-ND</u>).

© NXP B.V. 2021. All rights reserved.

PTN38007-EVM/PTN38003A-EVM evaluation board



4.3.6 1.8 V and 3.3 V power supplies

The board is supplied with one 5 V power supply source through J105 (micro-USB connector) when in stand-alone mode (without LPCUSBSIO module). There is an LDO power supply that converts 5 V to 3.3 V and 1.8 V. The 1.8 V power supply is used by PTN38007/3A, and the 3.3 V power supply is used by the GPIO expander.



If the PTN38007/3A-EVM evaluation board is used with an LPCUSBSIO module, USB2 connection to the PTN5110 Sniffer Board (or LPCUSBSIO module) also provides 5 V to the system. There are two switching power supplies on the PTN5110 Sniffer Board (or LPCUSBSIO module) converting 5 V to 1.8 V and 3.3 V; these two power rails are fed into J103 pin 4 (3.3 V), pin 6 (3.3 V), and pin 8 (1.8 V). PTN38007/3A-EVM evaluation board can directly consume power from these pins, and it is not necessary to provide additional power to J105 in this configuration.

Using the LPCUSBSIO module is recommended, and by default, U105 and J105 are not installed.

5 I²C programming guide

By default, the following 7-bit I²C addresses are used:

- GPIO Expander: 010 0100
- PTN38007/3: 0110 000 (DFP H₂ board) or 0110 011 (UFP D₂ board)

In this section, the following conventions indicate writing to respective device's internal register addresses:

 GPIO[] = 0xrr: Set GPIO expander's port data to value of 0xrr (there is only one register in this GPIO expander, and there is no need to indicate the address in this context). This is equivalent to GPIO[0xrr] = 0xrr

• Reg[0xnn] = 0xrr: Set PTN38007/3's register @ address 0xnn to value of 0xrr

5.1 Power-on initialization

```
// Initialize GPIO Expander
GPIO[] = 0x04 // In Safe State
// PTN38007/3A Initialization for Safe State
// USB3 Initialization
Reg[0x0f] = 0x00 // Enable LOS Detector
Reg[0x10] = 0x0e // Downstream RCTL[2:1] = 10dB, should adapt to
different PCB design if necessary
Req[0x12] = 0x0e // Upstream LCTL[2:1] = 10dB, should adapt to
different PCB design if necessary
Reg[0x11] = 0x03 // Upstream RCTL[3] = 950mVppd, should adapt to
different PCB design if necessary
Reg[0x13] = 0x03 // Downstream LCTL[3] = 950mVppd, should adapt
to different PCB design if necessary
// DisplayPort Initialization
Reg[0x07] = 0x0e // Lane 0 LCTL[2:1] = 8.3dB, should adapt to
different PCB design if necessary
Reg[0x09] = 0x0e // Lane 1 LCTL[2:1] = 8.3dB, should adapt to
different PCB design if necessary
Reg[0x0b] = 0x0e // Lane 2 LCTL[2:1] = 8.3dB, should adapt to
different PCB design if necessary
Reg[0x0d] = 0x0e // Lane 3 LCTL[2:1] = 8.3dB, should adapt to
different PCB design if necessary
Reg[0x08] = 0x03 // Lane 0 LCTL[3] = 950mVppd, should adapt to
different PCB design if necessary
Reg[0x0a] = 0x03 // Lane 1 LCTL[3] = 950mVppd, should adapt to
different PCB design if necessary
Reg[0x0c] = 0x03 // Lane 2 LCTL[3] = 950mVppd, should adapt to
different PCB design if necessary
Reg[0x0e] = 0x03 // Lane 3 LCTL[3] = 950mVppd, should adapt to
different PCB design if necessary
// Thunderbolt Initialization
Reg[0x15] = 0x09 // Downstream RCTL[2:1] = 12.7dB, should adapt
to different PCB design if necessary
Reg[0x17] = 0x09 // Upstream LCTL[2:1] = 12.7dB, should adapt to
different PCB design if necessary
Reg[0x16] = 0x03 // Upstream RCTL[3] = 950mVppd, should adapt to
different PCB design if necessary
```

```
Reg[0x18] = 0x03 // Downstream LCTL[3] = 950mVppd, should adapt
to different PCB design if necessary
// DFP SafeState Initialization
Reg[0x04] = 0x00 // Default Safe State, With Normal Orientation
```

5.2 Operating mode programming

Depending on the operating mode negotiated between the DFP and UFP sides, the following registers should be programmed accordingly.

5.2.1 DFP board programming

If the evaluation board is not used, GPIO programming steps are not necessary, and only PTN38007/3A programming steps are required.

Orientation DFP Modes	Normal Orientation	Reversed Orientation
Safe State (Mode = 0)	GPIO[] = 0x04 Reg[0x04] = 0x00	GPIO[] = 0x06 Reg[0x04] = 0x10
USB3 Only (Mode = 1)	GPIO[] = 0x0c Reg[0x04] = 0x01	GPIO[] = 0x0e Reg[0x04] = 0x11
USB3+DP2Lane (Mode = 2)	GPIO[] = 0x00 Reg[0x04] = 0x02	GPIO[] = 0x02 Reg[0x04] = 0x12
DP4Lane (Mode = 3)	GPIO[] = 0x08 Reg[0x04] = 0x03	GPIO[] = 0x0a Reg[0x04] = 0x13
Thunderbolt (Mode = 4)	GPIO[] = 0x01 Reg[0x04] = 0x04	GPIO[] = 0x03 Reg[0x04] = 0x14
USB4 (Mode = 5)	GPIO[] = 0x09 Reg[0x04] = 0x05	GPIO[] = 0x0b Reg[0x04] = 0x15

 Table 4. DFP modes orientation

5.2.2 UFP board programming

If the evaluation board is not used, GPIO programming steps are not necessary, and only PTN38007/3A programming steps are required.

 Table 5. UFP modes orientation

Orientation UFP Modes	Normal Orientation	Reversed Orientation
Safe State (Mode = 0)	GPIO[] = 0x04 Reg[0x04] = 0x20	GPIO[] = 0x06 Reg[0x04] = 0x30
USB3 Only (Mode = 1)	GPIO[] = 0x0c Reg[0x04] = 0x21	GPIO[] = 0x0e Reg[0x04] = 0x31
USB3+DP2Lane (Mode = 2)	GPIO[] = 0x01 Reg[0x04] = 0x22	GPIO[] = 0x03 Reg[0x04] = 0x32
DP4Lane (Mode = 3)	GPIO[] = 0x09 Reg[0x04] = 0x23	GPIO[] = 0x0b Reg[0x04] = 0x33

UM11595

13 / 26

© NXP B.V. 2021. All rights reserved.

Orientation UFP Modes	Normal Orientation	Reversed Orientation				
Thunderbolt (Mode = 4)	GPIO[] = 0x00 Reg[0x04] = 0x24	GPIO[] = 0x02 Reg[0x04] = 0x34				
USB4 (Mode = 5)	GPIO[] = 0x08 Reg[0x04] = 0x25	GPIO[] = 0x0a Reg[0x04] = 0x35				

 Table 5. UFP modes orientation...continued

6 LPCUSBSIO module

The LPCUSBSIO module can be used with PTN38007/3A-EVM evaluation board together to demonstrate programmability of PTN38007/3A through only I²C-bus interface. This module includes a PTN5110 PD PHY and a LPC11U35 microcontroller, and can sniff or monitor CC line traffic to detect if a different alternate mode is negotiated between host and device, and program PTN38007/3A to enter the respective alternate mode accordingly.

If PTN38007/3A-EVM evaluation board is plugged onto a PTN5110 PD baseboard, a PD CC line sniffer and a microcontroller on the baseboard monitors the plug-in orientation, the CC line communications between the upstream port and downstream port are decoded, and the on-board microcontroller configures PTN38007/3A and multiplexers according to the CC communication.

A user can still use the GUI interface and LPCUSBSIO (built-in function in LPCUSBSIO module) to monitor and/or further configure the board if necessary. A separate GUI is also available to communicate between the on-board LPC microcontroller and host PC using USB2.0 interface. By default, the PD sniffer function is not used, and only the USB-2-I²C bridge (LPCUSBSIO) is implemented in the firmware flashed to the module.

6.1 Block diagram



Figure 13. Block diagram

6.2 PCB photo



UM11595

15 / 26



Figure 15. PTN5110 sniffer board; back side

6.3 Connection

PTN38007/3A-EVM evaluation board and LPCUSBSIO module should be sandwiched together such that J103 is mated with J307, and J104 is mated with J306. There is no Type-C plug installed on the LPCUSBSIO module by default, and J305 (Type-C receptacle) on the LPCUSBSIO module should not be used. This forces the user to use only J101 to connect to host side, and J102 to connect to device side.

A micro-USB cable should be connected to J301 on the LPCUSBSIO module to provide power to the entire setup. This USB cable allows the use of NXP's LPCUSBSIO USB-2-I²C bridge to communicate with PTN38007/3's I²C via USB2 interface. The Aardvark I2C/SPI host adapter can be connected to the setup using a 50 mil spacing 10-pin cable on LPCUSBSIO module's J303.



6.4 Firmware update

From time to time, NXP provides the latest firmware update for the EVM to fix issues found in the code. Follow these steps to perform the firmware upgrade:

1. Connect a micro-USB cable to J301 first, without plugging into the PC.



2. Locate SW302 ISP switch on the sniffer board, and hold it down while plugging in the micro-USB cable to the PC.

SW302 ISP Switch

aaa-042422

3. Release SW302 switch, and on your PC, you will see a disk drive "CRP DISABLD" show up under "computer."

(D:)		- 47	Search CRP DISABLD (D:)	2
			18	- 🔟 0
Name	Date modified	Type *	Size	
🗋 frmware.bin	2/6/2009 9:10 AM	BIN File	128 KB	
	Name	I (D:) Name Date modified firmware.bin 2/6/2009 9:10 AM	I (D:) Name Date modified Type ^ frmware.bin 2/5/2009 9:10 AM BIN File	(0:) CP DISABLO (0:)

4. Right click "firmware.bin" in the "CRP DISABLD" driver, and select Delete. Select "Yes" when a pop up window asks to confirm deleting the file.

CRP DISABLD (0:)						-0×
G . Computer + CRP DISABLD (D	:)			• 🙆 Searc	th CRP DISABLD (D:)	2
Organize \star 📋 Open 🔹 New folder					1000	- 🔟 🔞
121	1	Name	Date modified	Type *	Size	
J Computer		frmware.bin	2/6/2002/9110 AM	BIN File	170.53	
CRP DISABLD (D:)						
				and a		
e Network	elete File		delate this file?	×		
	X	firmware.bin	delete this file?			
		Type: BIN File Size: 128 KB				
		Date modified	± 2/6/2009 9:10 AM			
			<u>Y</u> es <u>N</u> o			
						aaa-042424

PTN38007-EVM/PTN38003A-EVM evaluation board

5. Locate the new firmware on your hard drive (with .bin extension), and drag the file into "CRP DISABLD" folder.



6. The new binary file should appear in the "CRP DISABLD" drive. The firmware update is completed. Remove and then reinsert the micro-USB cable from your computer to emulate power on reset condition.

- CRP DISABLD (D:)						_0
🗿 🔍 🛶 🔹 Computer 🔹 CRP DISABLD (D):)			- 0	Search CRP DISABLD (D:)	
Organize Share with New folder					100	- 🔟 🔞
	<u> </u>	Name	Date modified	Type *	Size	
Gen AWS_System (C:)		DLPC11U35_DEMO_TCPM_HOST_PTN36502	6/27/2017 11:52 AM	BIN File	64 KB	
CRP DISABLD (D:)						
🗣 Network						292.042

7. The new firmware is now running on the LPCUSBSIO module.

7 GUI introduction

The I²C GUI control interface can be used to monitor and change the PTN38007/3A registers, as well as configure the GPIO expander. This tool can be used in stand-alone mode, or concurrently with LPCUSBSIO module plug in.

7.1 List of files

The GUI zip file contains the following:

Table 6. GUI zip file contents

Drake.exe	GUI executable. Click on this file to run the GUI.
liblpcusbsio.dll	LPCUSBSIO library
Script_File.txt	A list of default script files to be loaded when GUI is open. User may edit this file to change default scripts to be loaded.
PTN38007/3.txt PTN38003A.txt	Default product script file(s). If the file exists, for each matched product type that is found during I ² C address search, the corresponding product script is executed once. These script files are useful to set up default equalizer settings.

Table 6.	GUI zip fil	e contentscontinued
----------	-------------	---------------------

P2R_DFP_USB_2DP_ Normal.txt P2R_DFP_USB_2DP_ Reversed.txt P2R_DFP_4DP_Normal.txt P2R_DFP_4DP_Reversed.txt P2R_DFP_TBT_Normal.txt P2R_DFP_TBT_Reversed.txt P2R_DFP_USB4_Normal.txt	Script files for PTN38007/3/PTN38003A DFP Board P2R_DFP_TBT_Normal/Reversed.txt and P2R_DFP_USB4_ Normal/Reversed.txt are only applicable to PTN38007/3
P2R_UFP_USB_2DP_ Normal.txt P2R_UFP_USB_2DP_ Reversed.txt P2R_UFP_4DP_Normal.txt P2R_UFP_4DP_Reversed.txt P2R_UFP_TBT_Normal.txt P2R_UFP_TBT_Reversed.txt P2R_UFP_USB4_Normal.txt P2R_UFP_USB4_Reversed.txt	Script files for PTN38007/3/PTN38003A UFP Board P2R_UFP_TBT_Normal/Reversed.txt and P2R_UFP_USB4_ Normal/Reversed.txt are only applicable to PTN38007/3

7.1.1 Editing Script_File.txt

The Script_File.txt can be edited to load up to eight script files in the GUI. The list in the GUI is refreshed when the GUI is first executed, or when <u>I2C Reset</u> is clicked. Note that the following rules should be applied when editing the file:

- One entry per line.
- A blank line is counted as an entry without any file name loaded.
- Only the first eight lines/entries will be loaded; entries after line eight are discarded.
- When populating entries, it is the user's responsibility to check if these script file entries
 exist in the current directory. The GUI checks if the entry is valid when clicking the
 script file name.

PTN38007-EVM/PTN38003A-EVM evaluation board

7.2 GUI fields

Contract of the							
Debug Interface Controls	Device Part# PTN38007 Enable I2C Control	Register Informati	ion	Flat Gain Ctr	i (Reg 0x03)	Mode Ctrl (Reg 0x04)	
Clock freq RECORD	□ PTN38007	Address Ox00	0 - Chip 1 🗸	CH_8 RX [5]	0:+0.7d8 ~	Auto Orient En	1: Enable
Software Info	Chip Information Control Periods	Value (Hex)	•	CH_D RX [4]	0:+0.7d8 🕓	Auto Orient Done	0: Not Done
12C Reset	- 0x03 - Flat Gain Control	and and	<u>.</u>	CH_8 TX [3]	0: =0.7d8 🗠	DFP/UFP	O: DFP
PCUSBSID I2C Connected	- 0x04 - Mode Control	Polling	Refresh	CH_A TX [2]	0:+0.7d8 ~	Orientation	0: Normal
evice Address 0x30 P2R_DFP	DisplayPort Control	Read	Write	CH_C TX [1]	0:+0.7d8	AUX Polarity	0: Normal
	- 0x06 - DisplayPort Link Control			CH_D TX [0]	0:+0.7d8 ~	Operating Mode	1 (Single US83)
hipt executed	- 0x07 - ML0 EQ Gain LCTL[2:1]	Device Cert (Des De	-	Direision	Tink Critichen Duffel		
2R_DFP_US8_2DP_Norn P2R_DFP_US8_2DP_Reve	GBIO Evenander Control - Charteria Chio Evenander	IT Runare (S)	0.0	UISPRAYO	r chie con their about	1505 Det (012/013) (7)	
2R_DFP_4OP_Normal.tx P2R_DFP_4DP_Reversed	California the Control I wanted to Ta Child Control II	Disconnect	C Decode V		Mode 10	LOS Det (6)	V. Enable
	Departe Mux control according to chip operating m	AUX/LS MUX (1)	D. Cenarat	DPLane	0:0tane v	DS Threshold	0:45 mW
28_DFP_1B1_Normal.dx P28_DFP_1B1_Reversed.	Mux Mode CC Orientation	Soft Resu	et fûl	DP Link	0: 1.62 Gbps (1 ~	U2/U3/Comp [3:2]	0: Active
P2R_DFP_US84_Normai.1 P2R_DFP_US84_Reverse	0 (Safe State 🗸 🛛 🔍 Norma) 🗸					US Threshold	0:45 mV
Clear Messages		RX Equalizer	Lane 0 (Re d: 8.6/10.	t⊈ L 2.d8 √	ane 1 (Reg d: 8.6/10.2 d8 🔍	Lane 2 (Reg	lane 3 (Reg d: 8.6/10.2 dB
8(30)1 00 01 02 03 04 05 06 0	7 08 09 08 00 00 04 04 07	TX Output Swing	1:650mVy	opd 🗸	1: 650mVppd 🗸	1: 650mVppd 🗸	1: 650mVppd
0x0001 05 a0 00 00 81 14 00 0 0x0101 0d 01 0d 01 00 1d 01 1 ead GPI0[]X1 => 0xf4	d 01 04 01 04 01 04 01 00 d 01	Sync US83 Chann US83 Channel Con RX Equalizer TX Output Swing	trois US (Reg 0) d: 10.4/12 1 1: 650mVpp	x12/0x11) DS (1 dB ~ d pd ~ 1	Reg Dx10/0x13) 10.4/12.1 dB ~ 650mVppd ~	ThunderBolt Link Ctrl (Subordinate Lane Stat	Reg Ox14) ^{US} O: Low Power
· Devices Init Done ···						Primary Lane Status	0: Low Power
******		Sync ThunderBolt	t Channel Settin	N.			
		TBT Channel Contr	rols US (Reg D	x17/0x16) DS	(Reg 0x15/0x18)	Ch 8 Status [4]	0: Low Power
sg Ked(oxoo)xT	7 08 09 0a 0b 0c 0d 0e 0f	LPS using LoS	0: Enable i	into CL' 🧹		Ch A Status (3)	0: Low Power
R(30) 00 01 02 03 04 05 06 0	1 (1.2 - 1.7) Z Z (1.7 (1.7) Z Z (1.7) A Z - 1.7)	105 Det TO (5-2)	T. 200 mm	× 1	500 ms 🗸 🗸	ch C Status [2]	0: Low Power
R(30) 00 01 02 03 04 05 06 0			1.000 ms	in the second second	and the second se	and an entry of the second second	
ead keg(0x00)X1 R(30) 00 01 02 03 04 05 06 0 0x000 09		RKEqualizer	d: 18.4/20.0	0 d8 🗸 d	18.4/20.0 d5 🕓	Ch D Status [1]	0. Low Power

Figure 17. GUI fields

7.2.1 Interface

Table 7. Interface

<u>Connect /</u> <u>Disconnect</u>	When the LPCUSBSIO module is disconnected from the PC (in the event of power cycle the evaluation board, or remove USB2 cable from the module), user should first click on Disconnect then Connect to reinitialize the LPCUSBSIO module.
<u>I2C Reset</u>	When clicked, all possible I ² C addresses in this product family are rescanned, evaluation board type is determined, the default product script (if present) is executed, and respective register values are updated on the screen.
Clock Freq	I^2 C-bus interface clock frequency. Default is set to 400 kHz. The interface frequency can be changed by the user at any time, as long as the clock speed is supported.
Device Address	 This field shows the evaluation board type and/or a list of product I²C addresses found in the current setup. 0x30 P2R_DFP - I²C Address = 0x30 0x33 P2R_UFP - I²C Address = 0x33

User manual

7.2.2 Script files

Table 8. Script files	
List of eight script	The default scripts are populated in the following order:
files	Script #1 Script #2
	Script #3 Script #3
	Script #5 Script #6
	Script #7 Script #8
	Script Executed Loop Script
	P2R_1_USB_2DP_Norn P2R_2_USB_2DP_Reve
	P2R_3_4DP_Normal.tx P2R_4_4DP_Reversed.
	P2R_S_TBT_Normal.tx P2R_6_TBT_Reversed.
	P2R_7_USB4_Normal.1 P2R_8_USB4_Reversed
Loop Script	When checked, scripts are executed in the order of #1, #2, #3, #4, #5, #6, #7, #8, and going back to #1. If a certain script file entry is empty, that entry is skipped. Script execution is stopped when it is unchecked.
<u>Execute</u>	Click on this to load a script that is not on the current populated fields. New script file name is also populated in the order of #1, #2, #3, #4, #5, #6, #7, #8 and going back to #1 again.
Record	It is possible to record current I^2C register reads/writes into a script file.

7.2.3 Messages

Table 9. Messages

nabio o. moodagoo	
<u>Log Messages To</u> <u>File</u>	When checked, a log file with current date/time stamp is created. All messages will be logged in the file. Uncheck this to cancel file logging function.
<u>Mute Messages</u>	When checked, most I^2C read/write messages are not displayed in the message window (I^2C read/write errors are always displayed, and can't be turned off). This reduces the time gap between I^2C read/write transactions.
<u>Clear Messages</u>	Clear messages in the message window.
Message Window	

7.2.4 Register information

Table 10. Register information

<u>Address</u>	The field indicates the register address to be accessed. User can either select the value from the pull down menu, or click on a register address under the register tree.
<u>Value (Hex)</u>	Register value read out or to be written from/to the register address above.
<u>Read</u>	Perform a read operation from register address above. Read out value is populated in the <u>Value (Hex)</u> box.
<u>Write</u>	Perform a write operation to register address above. Value to be written is loaded from the <u>Value (Hex)</u> box.
Polling	When clicked, a repetitive read operation is performed from register address above. Read out value is populated in the Value (Hex) box. Click again to stop the repetitive read operation.

User manual

Table 10. Register information...continued

F	Refresh	When clicked, a repetitive read operation is performed across all registers.
		Read out values are populated in the GUI directly. Click again to stop the
		repetitive read operation.

7.2.5 GPIO expander control

Table 11. GPIO expander control

Enable GPIO Expander	When checked, Mux Mode and CC Orientation controls are accessible by user.
Update Mux Control According To Chip Operating Mode	When checked, Mux Mode and CC Orientation are updated to the same value as device register 0x04 bit [2:0] (Operating Mode) and bit [4] (Orientation) when the bit values are updated in the GUI. (When using scripts to update device register 0x04, GPIO expander values are not updated)
<u>Mux Mode</u>	 This controls the state of on-board SBU crossbar control 0 (Safe State) – SBU crossbar IOs are tri-stated 1 (USB Only) – SBU crossbar IOs are tri-stated 2 (USB + 2 Lane DP) – SBU crossbar IOs are selecting AUX signals 3 (4 Lane DP) – SBU crossbar IOs are selecting AUX signals 4 (TBT3) – SBU crossbar IOs are selecting LSTX/LSRX signals 5 (USB4) – SBU crossbar IOs are selecting LSTX/LSRX signals
CC Orientation	This controls the orientation of on-board SBU crossbar0: Normal1: Reversed

7.3 PTN38007/3A register fields setup

Debug Interface Controls		Device Part# PTN38007	Enable I2C Contro	Register Inform	nation	Flat Gain Ct	ri (Reg 0x03)	Mode Ctrl (Reg 0x04)	
Dock freq	Connect	E- PTN38007		Address	0x00 - Chip I 🗸	CH_8 RX [5]	0.+0.7d8	Auto Orient En	1: Enable
Software Info	Disconnect	Chip Information Control Posicion		Value (Hex)	0,09	CH_D RX [4]	0:+0.7d8	 Auto Orient Done 	0: Not Done
Souther the second	12C Recet	- 0x03 - Flat Gain Control		- and a second		CH_8 TX [3]	0: =0.7dB	UFP/UEP	0: DFP
PCUSB5ID I2C Connected	Internet of the second s	- 0x04 - Mode Control		Polling	Refresh	CH_A TK [2]	0:+0.7d8	 Orientation 	0: Normal
Device Address	Ox30 P2R_DFP 👳	E- DisplayPort Controls		Read	Write	CH_C TX [1]	0: +0.7dB	AUX Polarity	0: Normal
cript Executed	Loop Script	- 0x06 - DisplayPort Link Co	ntrol			OI_D 1X [0]	0: +0.788	Uperating mode	1 (Single US83)
P2R DEP LISA 2DP Norm	P2R DFP LISE 20P Reve	0v0R - MID 05 Linearity) C	na v	Device Ctrl (Re	g (x05)	DisplayPo	rt Link Ctrl (Reg Ox	6) USB LOS Detector (Re	(10x0 g
	In the second se	GPIO Expander Control Enable	GPIO Expander	LT Bypass (5)	0 Decode 🥪			LFPS Det (U2/U3) [7]	0: Enable
2R_OFP_4OP_Normal.tx	P2R_DFP_4DP_Reversed	Update Mux Control According To	Chip Operating M	Disconnect	5:1ms ~	DP 03 1	PS Mode (4)	LOS Det (6)	0: Enable
2R_DFP_TBT_Normal.tx	P2R_DFP_T8T_Reversed.			AUX/LS MUX (1	0: Separat 🗸	OP Lane	0:0 Lane	 DS Threshold 	0: 45 mV
		Mux Mode	CC Orientation	Soft P	teset (0)	DP Link	0: 1.62 Gbps (i	✓ U2/U3/Comp [3:2]	0: Active
2A_DFF_0304_Normal.	F2A_OFF_03D4_Neverse	0 (Safe State V	0: Normal 🕹					US Threshold	0: 45 mV
R(30)[00	01 02 03 04 05 06 0	7 08 09 0a 0b 0c 0d 0e 0f	*	RX Equalizer TX Output Swin	4 d: 8.6/1 1: 650n annel Setting:	0.2 d8 🥪	d: 8.6/10.2 d8 1: 650mVppd	↓ d: 8.6/10.2 dB ↓ ↓ 1: 650mVppd ↓	d: 8.6/10.2 dB 1: 650mVppd
0x0101 0d	01 0d 01 00 1d 01 1	Id 01		US83 Channel	Controls US (Reg	0x12/0x11) DS	(Reg 0x10/0x13)		
				RX Equalizer	d: 10.4/1	2108 ~	d: 10.4/12.1 dB	, ThunderBolt Link Ctrl (Reg Ox14)
100 0P10[]X1 -> 0	*****			TX Output Swin	1: 650mN	ppd 🗸	1:650mVppd	, Subordinate Lane Stat	us 0: Low Power
· Devices Init I	Done ***			Sync Thunder	Bolt Channel Set	siny		Primary Lane Status	0: Low Power
ad Reg[0x00]X1				TBT Channel C	ontrols US (Reg	(0x17/0x16) D5	(Reg 0x15/0x18)	Ch 8 Status (4)	0: Low Power
	01 02 03 04 05 06 0	7 08 09 0a 0b 0c 0d 0e 0f		LPS using LoS	0: Enabl	t into CL' 🗸		Ch A Status [3]	0: Low Power
R(30) / 00			10	LOS Det TO [5:4	4] 1: 300 m	× 1	1: 500 ms	Ch C Status [2]	0: Low Power
R(30) (00				RX Equalizer	d: 18.4/2	- 8b 0.0	d: 18.4/20.0 dB	Ch D Status [1]	0. Low Power
R(30) 00 0x000 09				TX Output Sen	1: 650mh	opd v	1:650mVppd	TBT UNK Rate	0: 10.3125 Gbp
R(30)1 00 0x0001 09			v						

7.3.1 Suggested Scrpt_File.txt content

7.3.1.1 DFP board

Table 12. DFP board

P2R_DFP_USB_2DP_Normal.txt	P2R_DFP_USB_2DP_Reversed.txt
P2R_DFP_4DP_Normal.txt	P2R_DFP_4DP_Reversed.txt
P2R_DFP_TBT_Normal.txt	P2R_DFP_TBT_Reversed.txt
P2R_DFP_USB4_Normal.txt	P2R_DFP_USB4_Reversed.txt

7.3.1.2 UFP board

Table 13. UFP board

P2R_UFP_USB_2DP_Normal.txt	P2R_UFP_USB_2DP_Reversed.txt
P2R_UFP_4DP_Normal.txt	P2R_UFP_4DP_Reversed.txt
P2R_UFP_TBT_Normal.txt	P2R_UFP_TBT_Reversed.txt
P2R_UFP_USB4_Normal.txt	P2R_UFP_USB4_Reversed.txt

7.4 Other controls

Sync DisplayPort Channel Settings

Sync USB3 Channel Settings

Sync ThunderBolt Channel Settings

When these options are checked, if one of the Lanes' EQ or OSL (Output Swing Level) settings are changed, the same values (both EQ and OSL) are applied to other lanes.

PTN38007-EVM/PTN38003A-EVM evaluation board

8 Legal information

8.1 Definitions

Draft — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

8.2 Disclaimers

Limited warranty and liability - Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors. In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or

the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Evaluation products — This product is provided on an "as is" and "with all faults" basis for evaluation purposes only. NXP Semiconductors, its affiliates and their suppliers expressly disclaim all warranties, whether express, implied or statutory, including but not limited to the implied warranties of non-infringement, merchantability and fitness for a particular purpose. The entire risk as to the quality, or arising out of the use or performance, of this product remains with customer. In no event shall NXP Semiconductors, its affiliates or their suppliers be liable to customer for any special, indirect, consequential, punitive or incidental damages (including without limitation damages for loss of business, business interruption, loss of use, loss of data or information, and the like) arising out the use of or inability to use the product, whether or not based on tort (including negligence), strict liability, breach of contract, breach of warranty or any other theory, even if advised of the possibility of such damages. Notwithstanding any damages that customer might incur for any reason whatsoever (including without limitation, all damages referenced above and all direct or general damages), the entire liability of NXP Semiconductors, its affiliates and their suppliers and customer's exclusive remedy for all of the foregoing shall be limited to actual damages incurred by customer based on reasonable reliance up to the greater of the amount actually paid by customer for the product or five dollars (US\$5.00). The foregoing limitations, exclusions and disclaimers shall apply to the maximum extent permitted by applicable law, even if any remedy fails of its essential purpose.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Security - Customer understands that all NXP products may be subject to unidentified or documented vulnerabilities. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately. Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP. NXP has a Product Security Incident Response Team (PSIRT) (reachable at PSIRT@nxp.com) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

8.3 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

NXP — wordmark and logo are trademarks of NXP B.V.

PTN38007-EVM/PTN38003A-EVM evaluation board

Tables

Control signal assignment for GPIO	
expander	9
DFP configuration	10
UFP configuration	10
DFP modes orientation	13
UFP modes orientation	13
GUI zip file contents	18
	Control signal assignment for GPIO expander DFP configuration UFP configuration DFP modes orientation UFP modes orientation GUI zip file contents

Figures

Fig. 1.	Block diagram	6
Fig. 2.	PTN38007/3A-EVM evaluation board front	
	side	6
Fig. 3.	PTN38007/3A-EVM evaluation board back	
	side	6
Fig. 4.	Schematic of Type-C connector and	
	PTN38007/3A (DFP)	7
Fig. 5.	Schematic of DFP board	7
Fig. 6.	Schematic of Type-C Connector and	
	PTN38007/3A (UFP)	8
Fig. 7.	Schematic of UFP board	8
Fig. 8.	Schematic of low-speed switches	9

Tab. 7.	Interface	20
Tab. 8.	Script files	21
Tab. 9.	Messages	21
Tab. 10.	Register information	21
Tab. 11.	GPIO expander control	22
Tab. 12.	DFP board	23
Tab. 13.	UFP board	23

Schematic of GPIO expanders	9
Schematic of board headers	10
Connection of board headers	11
Schematic of 1.8 V and 3.3 V power	
supplies	11
Block diagram	15
PTN5110 sniffer board; front side	15
PTN5110 sniffer board; back side	16
Connection of PTN38007/3A-EVM	
evaluation board and LPCUSBSIO module	16
GUI fields	20
Register fields setup	22
	Schematic of GPIO expanders Schematic of board headers Connection of board headers Schematic of 1.8 V and 3.3 V power supplies Block diagram PTN5110 sniffer board; front side PTN5110 sniffer board; back side Connection of PTN38007/3A-EVM evaluation board and LPCUSBSIO module GUI fields Register fields setup

PTN38007-EVM/PTN38003A-EVM evaluation board

Contents

1	Introduction	4
2	Finding kit resources and information on	
	the NXP web site	4
2.1	Collaborate in the NXP community	4
3	Getting ready	4
3.1	Kit contents	4
3.2	Additional hardware	4
3.3	Windows PC workstation	5
3.4	Software	5
4	Getting to know the hardware	5
4.1	Block diagram	6
4.2	PCB photo	6
4.3	PTN38007/3A-EVM evaluation board	
	schematics	7
4.3.1	Type-C connector and PTN38007/3A (DFP)	7
4.3.2	Type-C connector and PTN38007/3A (UFP)	8
4.3.3	Low-speed switches	9
4.3.4	GPIO expanders	9
4.3.5	Board headers	10
4.3.6	1.8 V and 3.3 V power supplies	11
5	I2C programming guide	11
5.1	Power-on initialization	12
5.2	Operating mode programming	13
5.2.1	DFP board programming	13
5.2.2	UFP board programming	13
6	LPCUSBSIO module	. 14
6.1	Block diagram	15
6.2	PCB photo	15
6.3	Connection	16
6.4	Firmware update	16
7	GUI introduction	18
7.1	List of files	18
7.1.1	Editing Script File.txt	. 19
7.2	GUI fields	20
7.2.1	Interface	20
7.2.2	Script files	
7.2.3	Messages	
724	Register information	21
725	GPIO expander control	22
7.3	PTN38007/3A register fields setup	
7.3.1	Suggested Scrpt File txt content	
7311	DFP board	23
7312	UFP board	23
74	Other controls	23
8	Legal information	<u>2</u> 0
-		44

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2021.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 28 June 2021 Document identifier: UM11595