# **ST XILINX®**

## **XC18V00 Series In-System Programmable Configuration PROMs**

DS026 (v4.1) December 15, 2003 **0 0 Product Specification**

#### **Features**

- In-system programmable 3.3V PROMs for configuration of Xilinx FPGAs
	- Endurance of 20,000 program/erase cycles
	- Program/erase over full commercial/industrial voltage and temperature range (–40°C to +85°C)
- IEEE Std 1149.1 boundary-scan (JTAG) support
- Simple interface to the FPGA
- Cascadable for storing longer or multiple bitstreams
- Low-power advanced CMOS FLASH process
- Dual configuration modes
	- Serial Slow/Fast configuration (up to 33 MHz)
	- Parallel (up to 264 Mb/s at 33 MHz)
- 5V tolerant I/O pins accept 5V, 3.3V and 2.5V signals
- 3.3V or 2.5V output capability
- Available in PC20, SO20, PC44, and VQ44 packages
- Design support using the Xilinx Alliance and Foundation series software packages.
- JTAG command initiation of standard FPGA configuration

## <span id="page-0-1"></span>**Description**

Xilinx introduces the XC18V00 series of in-system programmable configuration PROMs ([Figure 1](#page-0-0)). Devices in this 3.3V family include a 4-megabit, a 2-megabit, a 1-megabit, and a 512-kilobit PROM that provide an easy-to-use, cost-effective method for re-programming and storing Xilinx FPGA configuration bitstreams.

When the FPGA is in Master Serial mode, it generates a configuration clock that drives the PROM. A short access time after  $\overline{CE}$  and OE are enabled, data is available on the PROM DATA (D0) pin that is connected to the FPGA  $D_{IN}$ pin. New data is available a short access time after each rising clock edge. The FPGA generates the appropriate number of clock pulses to complete the configuration. When the FPGA is in Slave Serial mode, the PROM and the FPGA are clocked by an external clock.

When the FPGA is in Master-SelectMAP mode, the FPGA generates a configuration clock that drives the PROM. When the FPGA is in Slave-Parallel or Slave-SelectMAP Mode, an external oscillator generates the configuration clock that drives the PROM and the FPGA. After CE and OE are enabled, data is available on the PROMs DATA (D0-D7) pins. New data is available a short access time after each rising clock edge. The data is clocked into the FPGA on the following rising edge of the CCLK. A free-running oscillator can be used in the Slave-Parallel or Slave-SelecMAP modes.

Multiple devices can be concatenated by using the CEO output to drive the CE input of the following device. The clock inputs and the DATA outputs of all PROMs in this chain are interconnected. All devices are compatible and can be cascaded with other members of the family or with the XC17V00 one-time programmable Serial PROM family.



<span id="page-0-0"></span>©2003 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and further disclaimers are as listed at **<http://www.xilinx.com/legal.htm>**. All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.

NOTICE OF DISCLAIMER: Xilinx is providing this design, code, or information "as is." By providing the design, code, or information as one possible implementation of this feature, application, or standard, Xilinx makes no representation that this implementation is free from any claims of infringement. You are responsible for obtaining any rights you may require for your implementation. Xilinx expressly disclaims any warranty whatsoever with respect to the adequacy of the implementation, including but not limited to any warranties or representations that this implementation is free from claims of infringement and any implied warranties of merchantability or fitness for a particular purpose.

#### **Pinout and Pin Description**

[Table 1](#page-1-0) provides a list of the pin names and descriptions for the 44-pin VQFP and PLCC and the 20-pin SOIC and PLCC packages.

<span id="page-1-0"></span>







**Notes:** 

1. By default, pin 7 is the D4 pin in the 20-pin packages. However, CF --> D4 programming option can be set to override the default and route the CF function to pin 7 in the Serial mode.

2. For devices with IDCODES 0502x093h, the input buffers are supplied by  $V_{CClNT}$ .<br>3. For devices with IDCODES, 0503x093h, these  $V_{CClNT}$  pins are no connects: pin 3

3. For devices with IDCODES, 0503x093h, these V<sub>CCINT</sub> pins are no connects: pin 38 in 44-pin VQFP package, pin 44 in 44-pin PLCC<br>package and pin 20 in 20-pin SOIC and20-pin PLCC packages.

## <span id="page-3-0"></span>**Pinout Diagrams**







DS026\_15\_060403

## <span id="page-4-1"></span>**Xilinx FPGAs and Compatible PROMs**

[Table 2](#page-4-0) provides a list of Xilinx FPGAs and compatible PROMs.

#### <span id="page-4-0"></span>Table 2: **Xilinx FPGAs and Compatible PROMs**









Table 2: **Xilinx FPGAs and Compatible PROMs** 

#### **Capacity**



#### **In-System Programming**

In-System Programmable PROMs can be programmed individually, or two or more can be daisy-chained together and programmed in-system via the standard 4-pin JTAG

protocol as shown in [Figure 2.](#page-5-0) In-system programming offers quick and efficient design iterations and eliminates unnecessary package handling or socketing of devices. The Xilinx development system provides the programming data sequence using either Xilinx iMPACT software and a download cable, a third-party JTAG development system, a JTAG-compatible board tester, or a simple microprocessor interface that emulates the JTAG instruction sequence. The iMPACT software also outputs serial vector format (SVF) files for use with any tools that accept SVF format and with automatic test equipment.

All outputs are held in a high-impedance state or held at clamp levels during in-system programming.

#### **OE/RESET**

The ISP programming algorithm requires issuance of a reset that causes OE to go Low.

#### <span id="page-5-1"></span>**External Programming**

Xilinx reprogrammable PROMs can also be programmed by the Xilinx HW-130, Xilinx MultiPRO, or a third-party device programmer. This provides the added flexibility of using pre-programmed devices with an in-system programmable option for future enhancements and design changes.



<span id="page-5-0"></span>Figure 2: **In-System Programming Operation (a) Solder Device to PCB and (b) Program Using Download Cable**

#### **Reliability and Endurance**

Xilinx in-system programmable products provide a guaranteed endurance level of 20,000 in-system program/erase cycles and a minimum data retention of 20 years. Each device meets all functional, performance, and data retention specifications within this endurance limit.

#### **Design Security**

The Xilinx in-system programmable PROM devices incorporate advanced data security features to fully protect the programming data against unauthorized reading via JTAG. [Table 3](#page-6-0) shows the security setting available.

The read security bit can be set by the user to prevent the internal programming pattern from being read or copied via JTAG. When set, it allows device erase. Erasing the entire device is the only way to reset the read security bit.

#### <span id="page-6-0"></span>Table 3: **Data Security Options**



#### **IEEE 1149.1 Boundary-Scan (JTAG)**

The XC18V00 family is fully compliant with the IEEE Std. 1149.1 Boundary-Scan, also known as JTAG. A Test Access Port (TAP) and registers are provided to support all required boundary scan instructions, as well as many of the optional instructions specified by IEEE Std. 1149.1. In addition, the JTAG interface is used to implement in-system programming (ISP) to facilitate configuration, erasure, and verification operations on the XC18V00 device.

[Table 4](#page-6-1) lists the required and optional boundary-scan instructions supported in the XC18V00. Refer to the IEEE Std. 1149.1 specification for a complete description of boundary-scan architecture and the required and optional instructions.



#### <span id="page-6-1"></span>Table 4: **Boundary Scan Instructions**

#### **Instruction Register**

The Instruction Register (IR) for the XC18V00 is eight bits wide and is connected between TDI and TDO during an

instruction scan sequence. In preparation for an instruction scan sequence, the instruction register is parallel loaded with a fixed instruction capture pattern. This pattern is shifted out onto TDO (LSB first), while an instruction is shifted into the instruction register from TDI. The detailed composition of the instruction capture pattern is illustrated in Figure 3.

The ISP Status field, IR(4), contains logic "1" if the device is currently in ISP mode; otherwise, it contains logic "0". The Security field, IR(3), contains logic "1" if the device has been programmed with the security option turned on; otherwise, it contains logic "0".



**Notes:** 

1.  $IR(1:0) = 01$  is specified by IEEE Std. 1149.1

#### Figure 3: **Instruction Register Values Loaded into IR as Part of an Instruction Scan Sequence**

#### **Boundary Scan Register**

The boundary-scan register is used to control and observe the state of the device pins during the EXTEST, SAM-PLE/PRELOAD, and CLAMP instructions. Each output pin on the XC18V00 has two register stages that contribute to the boundary-scan register, while each input pin only has one register stage.

For each output pin, the register stage nearest to TDI controls and observes the output state, and the second stage closest to TDO controls and observes the High-Z enable state of the pin.

For each input pin, the register stage controls and observes the input state of the pin.

#### **Identification Registers**

The IDCODE is a fixed, vendor-assigned value that is used to electrically identify the manufacturer and type of the device being addressed. The IDCODE register is 32 bits wide. The IDCODE register can be shifted out for examination by using the IDCODE instruction. The IDCODE is available to any other system component via JTAG.

The IDCODE register has the following binary format:

vvvv:ffff:ffff:aaaa:aaaa:cccc:cccc:ccc1

where

- $v =$  the die version number
- $f =$  the family code (50h for XC18V00 family)
- a = the ISP PROM product ID (36h for the XC18V04)
- $c =$  the company code (49h for Xilinx)

**Note**: The LSB of the IDCODE register is always read as logic "1" as defined by IEEE Std. 1149.1.

[Table 5](#page-7-2) lists the IDCODE register values for the XC18V00 devices.



<span id="page-7-2"></span>Table 5: **IDCODES Assigned to XC18V00 Devices**

The USERCODE instruction gives access to a 32-bit user programmable scratch pad typically used to supply information about the device's programmed contents. By using the USERCODE instruction, a user-programmable identification code can be shifted out for examination. This code is loaded into the USERCODE register during programming of the XC18V00 device. If the device is blank or was not loaded during programming, the USERCODE register contains FFFFFFFFh.

#### **XC18V00 TAP Characteristics**

The XC18V00 family performs both in-system programming and IEEE 1149.1 boundary-scan (JTAG) testing via a single 4-wire Test Access Port (TAP). This simplifies system designs and allows standard Automatic Test Equipment to perform both functions. The AC characteristics of the XC18V00 TAP are described as follows.

## **TAP Timing**

[Figure 4](#page-7-0) shows the timing relationships of the TAP signals. These TAP timing characteristics are identical for both boundary-scan and ISP operations.



Figure 4: **Test Access Port Timing**

#### <span id="page-7-0"></span>**TAP AC Parameters**

[Table 6](#page-7-1) shows the timing parameters for the TAP waveforms shown in [Figure 4](#page-7-0).



#### <span id="page-7-1"></span>Table 6: **Test Access Port Timing Parameters**

## <span id="page-8-0"></span>**Connecting Configuration PROMs**

Connecting the FPGA device with the configuration PROM (see [Figure 5](#page-9-0) and [Figure 6\)](#page-9-1).

- The DATA output(s) of the PROM(s) drives the  $D_{IN}$ input of the lead FPGA device.
- The Master FPGA CCLK output drives the CLK input(s) of the PROM(s) (in Master-Serial and Master-SelectMAP modes only).
- The  $\overline{CEO}$  output of a PROM drives the  $\overline{CE}$  input of the next PROM in a daisy chain (if any).
- The OE/RESET pins of all PROMs are connected to the INIT pins of all FPGA devices. This connection assures that the PROM address counter is reset before the start of any (re)configuration, even when a reconfiguration is initiated by a  $V_{CCINT}$  glitch.
- The PROM CE input can be driven from the DONE pin. The CE input of the first (or only) PROM can be driven by the DONE output of all target FPGA devices, provided that DONE is not permanently grounded. CE can also be permanently tied Low, but this keeps the DATA output active and causes an unnecessary supply current of 10 mA maximum.
- Slave-Parallel/SelectMap mode is similar to slave serial mode. The DATA is clocked out of the PROM one byte per CCLK instead of one bit per CCLK cycle. See FPGA data sheets for special configuration requirements.

#### **Initiating FPGA Configuration**

The XC18V00 devices incorporate a pin named CF that is controllable through the JTAG CONFIG instruction. Executing the CONFIG instruction through JTAG pulses the CF low once for 300-500 ns, which resets the FPGA and initiates configuration.

The CF pin must be connected to the PROGRAM pin on the FPGA(s) to use this feature.

The iMPACT software can also issue a JTAG CONFIG command to initiate FPGA configuration through the "Load FPGA" setting.

The 20-pin packages do not have a dedicated CF pin. For 20-pin packages, the CF --> D4 setting can be used to route the CF pin function to pin 7 only if the parallel output mode is not used.

#### **Selecting Configuration Modes**

The XC18V00 accommodates serial and parallel methods of configuration. The configuration modes are selectable

through a user control register in the XC18V00 device. This control register is accessible through JTAG, and is set using the "Parallel mode" setting on the Xilinx iMPACT software. Serial output is the default configuration mode.

## **Master Serial Mode Summary**

The I/O and logic functions of the Configurable Logic Block (CLB) and their associated interconnections are established by a configuration program. The program is loaded either automatically upon power up, or on command, depending on the state of the three FPGA mode pins. In Master Serial mode, the FPGA automatically loads the configuration program from an external memory. Xilinx PROMs are designed to accommodate the Master Serial mode.

Upon power-up or reconfiguration, an FPGA enters the Master Serial mode whenever all three of the FPGA mode-select pins are Low (M0=0, M1=0, M2=0). Data is read from the PROM sequentially on a single data line. Synchronization is provided by the rising edge of the temporary signal CCLK, which is generated by the FPGA during configuration.

Master Serial Mode provides a simple configuration interface. Only a serial data line, a clock line, and two control lines are required to configure an FPGA. Data from the PROM is read sequentially, accessed via the internal address and bit counters which are incremented on every valid rising edge of CCLK. If the user-programmable, dual-function  $D_{IN}$  pin on the FPGA is used only for configuration, it must still be held at a defined level during normal operation. The Xilinx FPGA families take care of this automatically with an on-chip pull-up resistor.

#### **Cascading Configuration PROMs**

For multiple FPGAs configured as a serial daisy-chain, or a single FPGA requiring larger configuration memories in a serial or SelectMAP configuration mode, cascaded PROMs provide additional memory ([Figure 5](#page-9-0)). Multiple XC18V00 devices can be concatenated by using the CEO output to drive the CE input of the downstream device. The clock inputs and the data outputs of all XC18V00 devices in the chain are interconnected. After the last data from the first PROM is read, the next clock signal to the PROM asserts its CEO output Low and drives its DATA line to a high-impedance state. The second PROM recognizes the Low level on its CE input and enables its DATA output. See [Figure 7](#page-10-0).

After configuration is complete, address counters of all cascaded PROMs are reset if the PROM OE/RESET pin goes Low or  $\overline{\text{CE}}$  goes High.



Notes:

<sup>1</sup> For Mode pin connections and DONE pin pullup value, refer to appropriate FPGA data sheet. <sup>2</sup>For compatible voltages, refer to the appropriate FPGA data sheet.

DS026\_08\_061003

#### Figure 5: **Configuring Multiple Devices in Master/Slave Serial Mode**

<span id="page-9-0"></span>

Notes:

1 For Mode pin connections and DONE pin pullup value, refer to the appropriate FPGA data sheet.

For compatible voltges, refer to the appropriate FPGA data sheet. Master/Slave Serial Mode does not require D[1:7] to be connected. 2 3

DS026\_09\_051003

<span id="page-9-1"></span>Figure 6: **Configuring Multiple Virtex-II Devices with Identical Patterns in Master/Slave or Serial/SelectMAP Modes**



<span id="page-10-0"></span>Figure 7: **(a) Master Serial Mode (b) Virtex/Virtex-E/Virtex-II Pro SelectMAP Mode (c) Spartan-II/Spartan-IIE Slave-Parallel Mode (dotted lines indicate optional connection)**

D[0:7]

OE/RESET

CF

Notes:

I

**(c) Spartan-II/Spartan-IIE Slave-Parallel Mode**

the appropriate FPGA data sheet.

INIT

 $DONE$   $\longrightarrow$   $E$ 

For Mode pin connections and Done pullup value and if Drive Done configuration option is not active, refer to 2

1 CS and WRITE must be pulled down to be used as I/O. One option is shown.

3 External oscillator required for Spartan-II/Spartan-IIE Slave-Parallel modes.

4 For compatible voltages, refer to the appropriate FPGA data sheet.

D[0:7]

PROGRAM

DS026\_05\_060403

#### <span id="page-11-3"></span>**Reset Activation**

On power up, OE/RESET is held low until the XC18V00 is active (1 ms). OE/RESET is connected to an external 4.7k $\Omega$ resistor to pull OE/RESET HIGH releasing the FPGA INIT and allowing configuration to begin. If the power drops below 2.0V, the PROM resets. OE/RESET polarity is not programmable. See [Figure 8](#page-11-1) for power-up requirements.



**Figure 8: V<sub>CCINT</sub> Power-Up Requirements** 

## <span id="page-11-2"></span><span id="page-11-1"></span>**Standby Mode**

The PROM enters a low-power standby mode whenever CE is asserted High. The address is reset. The output remains in a high-impedance state regardless of the state of the OE input. JTAG pins TMS, TDI and TDO can be in a high-impedance state or High. See [Table 7.](#page-11-0)

When using the FPGA DONE signal to drive the PROM CE pin High to reduce standby power after configuration, an

<span id="page-11-0"></span>

external pull-up resistor should be used. Typically a 330 $\Omega$ pull-up resistor is used, but refer to the appropriate FPGA data sheet for the recommended DONE pin pull-up value. If the DONE circuit is connected to an LED to indicate FPGA configuration is complete, and also connected to the PROM CE pin to enable low-power standby mode, then an external buffer should be used to drive the LED circuit to ensure valid transitions on the PROMs CE pin. If low-power standby mode is not required for the PROM, then the CE pin should be connected to ground.

## **5V Tolerant I/Os**

The I/Os on each re-programmable PROM are fully 5V tolerant even through the core power supply is 3.3V. This allows 5V CMOS signals to connect directly to the PROM inputs without damage. In addition, the 3.3V  $V_{CCLINT}$  power supply can be applied before or after 5V signals are applied to the I/Os. In mixed 5V/3.3V/2.5V systems, the user pins, the core power supply  $(V_{\text{CCINT}})$ , and the output power supply  $(V_{CCO})$  can have power applied in any order. This makes the PROM devices immune to power supply sequencing issues.

## **Customer Control Bits**

The XC18V00 PROMs have various control bits accessible by the customer. These can be set after the array has been programmed using "Skip User Array" in Xilinx iMPACT software. The iMPACT software can set these bits to enable the optional JTAG read security, parallel configuration mode, or CF-->D4 pin function. See [Table 7.](#page-11-0)



**Notes:** 

1.  $TC = Terminal Count = highest address value. TC + 1 = address 0.$ 

## **Absolute Maximum Ratings(1,2)**



#### **Notes:**

1. Maximum DC undershoot below GND must be limited to either 0.5V or 10 mA, whichever is easier to achieve. During transitions, the device pins can undershoot to -2.0V or overshoot to +7.0V, provided this over- or undershoot lasts less then 10 ns and with the forcing current being limited to 200 mA.

2. Stresses beyond those listed under Absolute Maximum Ratings might cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time might affect device reliability.

## <span id="page-12-0"></span>**Recommended Operating Conditions**



**Notes:** 

1. At power up, the device requires the  $V_{\text{CCINT}}$  power supply to monotonically rise from 0V to nominal voltage within the specified V<sub>CCINT</sub> rise time. If the power supply cannot meet this requirement, then the device might not perform power-on-reset properly. See<br>[Figure 8.](#page-11-1)

#### **Quality and Reliability Characteristics**



## <span id="page-13-0"></span>**DC Characteristics Over Operating Conditions**



#### **Notes:**

1. Internal pull-up resistors guarantee valid logic levels at unconnected input pins. These pull-up resistors do not guarantee valid logic levels when input pins are connected to other circuits.

## <span id="page-14-0"></span>**AC Characteristics Over Operating Conditions for XC18V04 and XC18V02**





#### **Notes:**

- 1. AC test load =  $50$  pF.
- 2. Float delays are measured with 5 pF AC loads. Transition is measured at  $\pm 200$  mV from steady state active levels.
- 3. Guaranteed by design, not tested.
- 4. All AC parameters are measured with  $V_{IL} = 0.0V$  and  $V_{IH} = 3.0V$ .
- 5. If  $T_{\sf HCE}$  High  $<$  2  $\mu$ s, T $_{\sf CE}$  = 2  $\mu$ s.
- 6. If  $T_{\text{HCE}}$  Low  $<$  2  $\mu$ s, T<sub>OE</sub> = 2  $\mu$ s.

## <span id="page-15-0"></span>**AC Characteristics Over Operating Conditions for XC18V01 and XC18V512**





**Notes:** 

1. AC test load =  $50$  pF.

2. Float delays are measured with 5 pF AC loads. Transition is measured at  $\pm 200$  mV from steady state active levels.

3. Guaranteed by design, not tested.

4. All AC parameters are measured with  $V_{IL} = 0.0V$  and  $V_{IH} = 3.0V$ .<br>5. If  $T_{HCE}$  High < 2 µs,  $T_{CE} = 2$  µs.

5. If  $T_{\sf HCE}$  High  $<$  2  $\mu$ s, T $_{\sf CE}$  = 2  $\mu$ s.

6. If T<sub>HOE</sub> High < 2  $\mu$ s, T<sub>OE</sub> = 2  $\mu$ s.

#### **AC Characteristics Over Operating Conditions When Cascading for XC18V04 and XC18V02**



DS026\_07\_020300



#### **Notes:**

1. AC test load  $= 50$  pF.

2. Float delays are measured with 5 pF AC loads. Transition is measured at ±200 mV from steady state active levels.

- 3. Guaranteed by design, not tested.
- 4. All AC parameters are measured with  $V_{\parallel L} = 0.0V$  and  $V_{\parallel H} = 3.0V$ .

#### **AC Characteristics Over Operating Conditions When Cascading for XC18V01 and XC18V512**



DS026\_07\_020300



#### **Notes:**

- 1. AC test load =  $50$  pF.
- 2. Float delays are measured with 5 pF AC loads. Transition is measured at ±200 mV from steady state active levels.
- 3. Guaranteed by design, not tested.
- 4. All AC parameters are measured with  $V_{\parallel L} = 0.0V$  and  $V_{\parallel H} = 3.0V$ .

## **Ordering Information**



#### **Notes:**

- 1. XC18V04 and XC18V02 only.
- 2. XC18V01 and XC18V512 only.

#### **Valid Ordering Combinations**



#### **Marking Information**



#### **20-pin Package(1)**

Due to the small size of the serial PROM packages, the complete ordering part number cannot be marked on the package. The XC prefix is deleted and the package code is simplified. Device marking is as follows:



## **Revision History**

The following table shows the revision history for this document.



