STF7LN80K5



N-channel 800 V, 0.95 Ω typ., 5 A MDmesh™ K5 Power MOSFET in a TO-220FP package

Datasheet - production data





Figure 1: Internal schematic diagram



Features

Order code	V _{DS}	R _{DS(on)} max.	ΙD
STF7LN80K5	800 V	1.15 Ω	5 A

- Industry's lowest R_{DS(on)} x area
- Industry's best figure of merit (FoM)
- Ultra-low gate charge
- 100% avalanche tested
- Zener-protected

Applications

• Switching applications

Description

This very high voltage N-channel Power MOSFET is designed using MDmesh™ K5 technology based on an innovative proprietary vertical structure. The result is a dramatic reduction in on-resistance and ultra-low gate charge for applications requiring superior power density and high efficiency.

Table 1: Device summary

Order code	Marking	Package	Packing
STF7LN80K5	7LN80K5	TO-220FP	Tube

Contents STF7LN80K5

Contents

1	Electric	cal ratings	3
2	Electric	cal characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	œuits	8
4	Packag	e information	9
	4.1	TO-220FP package information	10
5	Revisio	n history	12

STF7LN80K5 Electrical ratings

1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{GS}	Gate-source voltage	± 30	V
$I_D^{(1)}$	Drain current (continuous) at T _C = 25 °C	5	Α
$I_{D}^{(1)}$	Drain current (continuous) at T _C = 100 °C	3.4	Α
I _D ⁽²⁾	Drain current (pulsed)	20	Α
P _{TOT}	Total dissipation at $T_C = 25$ °C	25	W
V _{ISO}	Insulation withstand voltage (RMS) from all three leads to external heat sink (t=1 s; $T_{\rm C}$ =25 °C)	2500	V
dv/dt (3)	Peak diode recovery voltage slope	4.5	\//
dv/dt (4)	MOSFET dv/dt ruggedness	50	V/ns
T _{stg}	Storage temperature range	- 55 to 150	°C
T_J	Operating junction temperature range	- 55 (0 150	C

Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case} Thermal resistance junction-case		5	°C/W
R _{thj-amb}	Thermal resistance junction-ambient	62.5	°C/W

Table 4: Avalanche characteristics

Symbol	Parameter	Value	Unit
l _{AR}	I_{AR} Avalanche current, repetitive or not repetitive (pulse width limited by T_{jmax})		Α
E _{AS}	Single pulse avalanche energy (starting Tj = 25 °C, $I_D = I_{AR}$, $V_{DD} = 50 \text{ V}$)	200	mJ

⁽¹⁾Limited by maximum junction temperature

⁽²⁾Pulse width limited by safe operating area

 $^{^{(3)}}I_{SD} \le 5$ A, di/dt 100 A/µs; V $_{DS}$ peak < V $_{(BR)DSS}$, V $_{DD}$ = 640 V

 $^{^{(4)}}V_{DS} \le 640 \text{ V}$

Electrical characteristics STF7LN80K5

2 Electrical characteristics

 T_C = 25 °C unless otherwise specified

Table 5: On/off-state

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	800			٧
		$V_{GS} = 0 \text{ V}, V_{DS} = 800 \text{ V}$			1	μΑ
I _{DSS}	Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 800 \text{ V}$ $T_{C} = 125 \text{ °C}$			50	μΑ
I _{GSS}	Gate body leakage current	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			±10	μΑ
$V_{GS(th)}$	Gate threshold voltage	$V_{DS}=V_{GS},I_D=100\;\mu A$	3	4	5	٧
R _{DS(on)}	Static drain-source on-resistance	$V_{GS} = 10 \text{ V}, I_D = 2.5 \text{ A}$		0.95	1.15	Ω

Table 6: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance		-	270	1	pF
C _{oss}	Output capacitance	$V_{DS} = 100 \text{ V}, f = 1 \text{ MHz},$	-	22	1	pF
C _{rss}	Reverse transfer capacitance	$V_{GS} = 0 V$	-	0.5	ı	pF
C _{o(er)} ⁽¹⁾	Equivalent capacitance energy related	V _{DS} = 0 to 640 V, V _{GS} = 0 V	-	17	ı	nC
C _{o(tr)} ⁽²⁾	Equivalent capacitance time related	v _{DS} = 0 to 640 v, v _{GS} = 0 v	-	48		nC
R_g	Intrinsic gate resistance	$f = 1 \text{ MHz}, I_D=0 \text{ A}$	-	7.5	-	Ω
Q_g	Total gate charge	$V_{DD} = 640 \text{ V}, I_D = 5 \text{ A}$	-	12	-	nC
Q _{gs}	Gate-source charge	V _{GS} = 10 V	-	2.6	-	nC
Q_{gd}	Gate-drain charge	See (Figure 15: "Test circuit for gate charge behavior")	-	8.6	-	nC

Notes

Table 7: Switching times

Table 7. Cwitching times							
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
t _{d(on)}	Turn-on delay time	V_{DD} = 400 V, I_{D} =2.5 A, R_{G} = 4.7 Ω	1	9.3	1	ns	
t _r	Rise time	V _{GS} = 10 V	1	6.7	1	ns	
$t_{d(off)}$	Turn-off delay time	See (Figure 14: "Test circuit for resistive load switching times" and	1	23.6	1	ns	
t _f	Fall time	Figure 19: "Switching time waveform")	-	17.4	-	ns	

 $^{^{(1)}}$ Energy related is defined as a constant equivalent capacitance giving the same stored energy as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}

 $^{^{(2)}\}text{Time}$ related is defined as a constant equivalent capacitance giving the same stored energy as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}

Table 8: Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		-		5	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		20	Α
V _{SD} ⁽²⁾	Forward on voltage	$I_{SD} = 5 A, V_{GS} = 0 V$	1		1.6	٧
t _{rr}	Reverse recovery time	I _{SD} = 5 A, di/dt = 100 A/μs,V _{DD} = 60 V See Figure 16: "Test circuit for inductive load switching and diode recovery times"	ı	276		ns
Q _{rr}	Reverse recovery charge		1	2.13		μC
I _{RRM}	Reverse recovery current		ı	15.4		Α
t _{rr}	Reverse recovery time	$I_{SD} = 5 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s}$	-	402		ns
Qrr	Reverse recovery charge	V _{DD} = 60 V, T _j = 150 °C See Figure 16: "Test circuit for inductive load switching and diode recovery times"	- 1	2.79		μC
I _{RRM}	Reverse recovery current		-	13.9		Α

Notes:

Table 9: Gate-source Zener diode


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)GSO}$	Gate-source breakdown voltage	I_{GS} = ± 1mA, I_{D} = 0 A	30	-	-	V


The built-in back-to-back Zener diodes are specifically designed to enhance the ESD performance of the device. The Zener voltage facilitates efficient and cost-effective device integrity protection, thus eliminating the need for additional external componentry.


⁽¹⁾Pulse width limited by safe operating area


 $^{^{(2)}\}text{Pulsed:}$ pulse duration = 300 $\mu\text{s},$ duty cycle 1.5%

2.2 Electrical characteristics (curves)












Figure 8: Capacitance variations

C
(pF)

10³

10²

10¹

f = 1 MHz

Coss
CRSS

10⁻¹

10⁻¹


10⁻¹


10⁰


10¹

10²

V_{DS} (V)







Test circuits STF7LN80K5

3 Test circuits




Figure 15: Test circuit for gate charge behavior


12 V 47 KΩ 11 KΩ


Vos pulse width 2200 12.7 KΩ


Vos pulse width 2.7 KΩ

AM01469v1

Figure 16: Test circuit for inductive load switching and diode recovery times







STF7LN80K5 Package information

4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.



4.1 TO-220FP package information

Figure 20: TO-220FP package outline




Table 10: TO-220FP package mechanical data

Di	mm				
Dim.	Min.	Тур.	Max.		
А	4.4		4.6		
В	2.5		2.7		
D	2.5		2.75		
Е	0.45		0.7		
F	0.75		1		
F1	1.15		1.70		
F2	1.15		1.70		
G	4.95		5.2		
G1	2.4		2.7		
Н	10		10.4		
L2		16			
L3	28.6		30.6		
L4	9.8		10.6		
L5	2.9		3.6		
L6	15.9		16.4		
L7	9		9.3		
Dia	3		3.2		

Revision history STF7LN80K5

5 Revision history

Table 11: Document revision history

Date	Revision	Changes
20-Jan-2016	1	First release.
25-Jan-2016	2	Updated: Figure 3: "Thermal impedance"
		Minor text changes

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved

