SCAS459D - NOVEMBER 1994 - REVISED OCTOBER 2003


- 4.5-V to 5.5-V V<sub>CC</sub> Operation
- Inputs Accept Voltages to 5.5 V
- Max t<sub>pd</sub> of 20 ns at 5 V
- 3-State Outputs Directly Drive Bus Lines
- Flow-Through Architecture Optimizes PCB Layout
- Center-Pin V<sub>CC</sub> and GND Configurations Minimize High-Speed Switching Noise
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
- Designed for the IEEE 1284-I (Level-1 Type) and IEEE 1284-II (Level-2 Type) Electrical Specifications

### description/ordering information


The 'ACT1284 devices are designed for asynchronous two-way communication between data buses. The control function minimizes external timing requirements.

The devices allow data transmission in either the A-to-B or the B-to-A direction for bits 1, 2, 3, and 4, depending on the logic level at the direction-control (DIR) input. Bits 5, 6, and 7, however, always transmit in the A-to-B direction.

SN54ACT1284 . . . J OR W PACKAGE SN74ACT1284 . . . DB, DW, NS, OR PW PACKAGE (TOP VIEW)



# SN54ACT1284 . . . FK PACKAGE (TOP VIEW)



The output drive for each mode is determined by the high-drive (HD) control pin. When HD is high, the high drive is delivered by the totem-pole configuration, and when HD is low, the outputs are open drain. This meets the drive requirements as specified in the IEEE 1284-I (level-1 type) and the IEEE 1284-II (level-2 type) parallel peripheral-interface specification.

#### **ORDERING INFORMATION**

TA	PACKAGET		ORDERABLE PART NUMBER	TOP-SIDE MARKING
	0010 DW	Tube	SN74ACT1284DW	AOT4004
	SOIC – DW	Tape and reel	SN74ACT1284DWR	ACT1284
000 to 7000	SOP - NS	Tape and reel	SN74ACT1284NSR	ACT1284
0°C to 70°C	SSOP – DB	Tape and reel	SN74ACT1284DBR	AU284
	TOOOD DIV	Tube	SN74ACT1284PW	ALIO0 4
	TSSOP – PW	Tape and reel	SN74ACT1284PWR	AU284
	CDIP – J	Tube	SNJ54ACT1284J	SNJ54ACT1284J
-55°C to 125°C	CFP – W	Tube	SNJ54ACT1284W	SNJ54ACT1284W
	LCCC - FK	Tube	SNJ54ACT1284FK	SNJ54ACT1284FK

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



#### **FUNCTION TABLE**

INP	UTS	OUTDUT	MODE
DIR	HD	OUTPUT	MODE
, ,		Open drain	A to B: Bits 5, 6, 7
L	L	Totem pole	B to A: Bits 1, 2, 3, 4
L	Н	Totem pole	B to A: Bits 1, 2, 3, 4 and A to B: Bits 5, 6, 7
Н	L	Open drain	A to B: Bits 1, 2, 3, 4, 5, 6, 7
н н		Totem pole	A to B: Bits 1, 2, 3, 4, 5, 6, 7

# logic diagram (positive logic)





SCAS459D - NOVEMBER 1994 - REVISED OCTOBER 2003

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	–0.5 V to 7 V
B-port input and output voltage range, V <sub>I</sub> and V <sub>O</sub> (see No	
A-port input and output voltage range, V <sub>I</sub> and V <sub>O</sub> (see No	ote 1)
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ )	±20 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ )	±50 mA
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through V <sub>CC</sub> or GND	±200 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 3): DB pack	age 70°C/W
DW pack	kage 58°C/W
NS pack	age 60°C/W
PW pack	kage 83°C/W
Storage temperature range, T <sub>stq</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

- 2. The ac input voltage pulse duration is limited to 20 ns if the input voltage goes more negative than -0.5 V.
- 3. The package thermal impedance is calculated in accordance with JESD 51-7.

## recommended operating conditions (see Note 4)

			SN54AC	T1284	SN74AC	T1284	LINUT	
			MIN	MAX	MIN	MAX	UNIT	
VCC	Supply voltage		4.7	5.5	4.7	5.5	V	
VIH	High-level input voltage		2		2		V	
$V_{IL}$	Low-level input voltage			0.8		0.8	V	
VI	Input voltage		0	VCC	0	$V_{CC}$	V	
VO	Open-drain output voltage	HD low	0,4	5.5	0	5.5	V	
1	I limb laval avidavit avimont	B port, HD high		-14		-14	A	
ЮН	High-level output current	A port	200	-4		-4	mA	
	Laur laural authaut ausward	B port		14		14	A	
lOL	Low-level output current A port			4		4	mA	
TA	Operating free-air temperature		-55	125	0	70	°C	

NOTE 4: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

# SN54ACT1284, SN74ACT1284 7-BIT BUS INTERFACES WITH 3-STATE OUTPUTS

SCAS459D - NOVEMBER 1994 - REVISED OCTOBER 2003

# electrical characteristics over recommended ranges of operating free-air temperature and supply voltage (unless otherwise noted)

DADAMETER		TEGT COMPLETIONS	\ , <sub>+</sub>	SN54	ACT1284	4	SN74	ACT128	4	
PA	RAMETER	TEST CONDITIONS	v <sub>cc</sub> t	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
V.	Input	V- V- for all innuts	5 V	0.4			0.4			٧
V <sub>hys</sub>	hysteresis	$V_{IT+} - V_{IT-}$ for all inputs	4.7 V	0.2			0.2			V
	B port	$I_{OH} = -14 \text{ mA}$	4.7 V	2.4			2.4			
V <sub>OH</sub> A port		I <sub>OH</sub> = -50 μA	MIN to MAX	V <sub>CC</sub> -0.2			V <sub>CC</sub> -0.2			٧
	·	$I_{OH} = -4 \text{ mA}$	4.7 V	3.7	, A	}	3.7			
	B port	I <sub>OL</sub> = 14 mA	4.7 V		Ņ	0.4			0.4	
VOL	A port	$I_{OL} = 50 \mu A$			8	0.2			0.2	V
		I <sub>OL</sub> = 4 mA	4.7 V		5	0.4			0.4	
Ц		V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V	20.	5	±1			±1	μΑ
loz	A or B ports‡	$V_O = V_{CC}$ or GND	5.5 V	0		±20			±20	μΑ
l <sub>off</sub>	B port	$V_I$ or $V_O \le 7 V$	0 V	Q		±100			±100	μΑ
ICC		$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			1.5			1.5	mA
Ci	Control inputs	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		4			4		pF
Cio	A or B ports	$V_O = V_{CC}$ or GND	5 V		12			12		pF
ZO	B port	$I_{OH} = -20 \text{ mA}, \qquad I_{OH} = -50 \text{ mA}$	5 V	8		30	8		30	Ω


 $<sup>\</sup>ensuremath{^{\dagger}}$  For I/O ports, the parameter IOZ includes the input leakage current II.

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

DAF	AMETER	FROM	то	SN54AC	CT1284	SN74AC	CT1284	
PAF	RAMETER	(INPUT)	UT) (OUTPUT)		MAX	MIN	MAX	UNIT
tPLH	Tatama mala	A an D	D ou A	1	20	1	20	-
tPHL	Totem pole	A or B	B or A	1	20	1	20	ns
SR	Totem pole	Воц	0.05	0.4	0.05	0.4	V/ns	
t <sub>pd</sub> (EN)	Takana mala	LID	ь.	3	20	1	20	
t <sub>pd</sub> (DIS)	Totem pole	HD	В	01	20	1	20	ns
t <sub>r</sub> , t <sub>f</sub>	Open drain	А	В	Q	120		120	ns

<sup>‡</sup> For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. CL includes probe and jig capacitance.

- B. The outputs are measured one at a time with one transition per measurement.
- C. Input rise and fall times are 3 ns, 150 ns < pulse duration <10 µs for both low-to-high and high-to-low transitions.
- D. Slew rate is defined as 10% and 90% of the transition times.
- E. Rise and fall times, open drain, are <120 ns.
- F. Input rise and fall times are 3 ns.

Figure 1. Load Circuits and Voltage Waveforms





### PACKAGE OPTION ADDENDUM

10-Dec-2020

#### PACKAGING INFORMATION

www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74ACT1284DBR	ACTIVE	SSOP	DB	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	AU284	Samples
SN74ACT1284DW	ACTIVE	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	ACT1284	Samples
SN74ACT1284DWR	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	ACT1284	Samples
SN74ACT1284NSR	ACTIVE	SO	NS	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	ACT1284	Samples
SN74ACT1284PWR	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	AU284	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



## PACKAGE OPTION ADDENDUM

10-Dec-2020


**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Jun-2022


### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ACT1284DBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74ACT1284DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74ACT1284NSR	SO	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1
SN74ACT1284PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1

www.ti.com 3-Jun-2022




#### \*All dimensions are nominal

7 til dillionorio aro mominar							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ACT1284DBR	SSOP	DB	20	2000	356.0	356.0	35.0
SN74ACT1284DWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74ACT1284NSR	SO	NS	20	2000	367.0	367.0	45.0
SN74ACT1284PWR	TSSOP	PW	20	2000	356.0	356.0	35.0

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Jun-2022

### **TUBE**



#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
SN74ACT1284DW	DW	SOIC	20	25	507	12.83	5080	6.6





- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# PW (R-PDSO-G20)

# PLASTIC SMALL OUTLINE



- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
  C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.







- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### **MECHANICAL DATA**

# NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

### PLASTIC SMALL-OUTLINE PACKAGE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.





SOIC



- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated