CD74FCT841A BICMOS 10-BIT BUS-INTERFACE D-TYPE LATCH WITH 3-STATE OUTPUTS

SCBS725 - JULY 2000

<ul> <li>BiCMOS Technology With Low Quiescent Power</li> </ul>	EN OR M PACKAGE (TOP VIEW)
Buffered Inputs	
Noninverted Outputs	1D 🛛 2 23 🗍 1Q
<ul> <li>Input/Output Isolation From V<sub>CC</sub></li> </ul>	2D 🛛 3 22 🗋 2Q
Controlled Output Edge Rates	3D 4 21 3Q
48-mA Output Sink Current	4D 5 20 4Q 5D 6 19 5Q
<ul> <li>Output Voltage Swing Limited to 3.7 V</li> </ul>	6D [] 7 18 [] 6Q
<ul> <li>SCR Latch-Up-Resistant BiCMOS Process</li> </ul>	7D 8 17 7Q
and Circuit Design	8D 🛛 9 16 🗍 8Q
Package Options Include Plastic	9D 🛛 10 15 🛛 9Q
Small-Outline (M) Package and Standard	10D 11 14 10Q
Plastic (EN) DIP	GND 12 13 LE

#### description

The CD74FCT841A is a 10-bit, D-type latch with 3-state outputs, designed specifically for driving highly capacitive or relatively low-impedance loads. It is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. The device provides extra data width for wider address/data paths or buses carrying parity. The latches are transparent D-type latches. The device provides noninverted outputs.

The device uses a small-geometry BiCMOS technology. The output stage is a combination of bipolar and CMOS transistors that limits the output high level to two diode drops below  $V_{CC}$ . This resultant lowering of output swing (0 V to 3.7 V) reduces power-bus ringing [a source of electromagnetic interference (EMI)] and minimizes  $V_{CC}$  bounce and ground bounce and their effects during simultaneous output switching. The output configuration also enhances switching speed and is capable of sinking 48 mA.

The CD74FCT841A outputs are transparent to the inputs when the latch enable (LE) is high. When LE goes low, the data is latched. The output-enable ( $\overline{OE}$ ) input controls the 3-state outputs. When  $\overline{OE}$  is high, the outputs are in the high-impedance state. The latch operation is independent of the state of  $\overline{OE}$ .

OE does not affect the internal operations of the latch. Previously stored data can be retained or new data can be entered while the outputs are in the high-impedance state.

The CD74FCT841A is characterized for operation from 0°C to 70°C.

FUNCTION TABLE (each latch)										
INPUTS OUTPUT										
OE	LE	Q								
L	Н	Н	Н							
L	Н	L	L							
L	L	Х	Q <sub>0</sub>							
Н	Х	Х	z							



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2000, Texas Instruments Incorporated


### CD74FCT841A BiCMOS 10-BIT BUS-INTERFACE D-TYPE LATCH WITH 3-STATE OUTPUTS SCBS725 - JULY 2000

### logic symbol<sup>†</sup>



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### logic diagram (positive logic)



**To Nine Other Channels** 

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>‡</sup>

DC supply voltage range, $V_{CC}$ DC input clamp current, $I_{IK}$ ( $V_{I} < -0.5 V$ ) DC output clamp current, $I_{OK}$ ( $V_{O} < -0.5 V$ ) DC output sink current per output pin, $I_{OL}$ DC output source current per output pin, $I_{OH}$ Continuous current through $V_{CC}$ , ( $I_{CC}$ ) Continuous current through GND Package thermal impedance, $\theta_{JA}$ (see Note 1): EN package	-20 mA -50 mA 70 mA -30 mA 260 mA 500 mA 500 mA
M package       M package         Storage temperature range, T <sub>stq</sub>	46°C/W

<sup>‡</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The package thermal impedance is calculated in accordance with JESD 51.



### CD74FCT841A BICMOS 10-BIT BUS-INTERFACE D-TYPE LATCH WITH 3-STATE OUTPUTS

SCBS725 - JULY 2000

### recommended operating conditions (see Note 2)

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	4.75	5.25	V
V <sub>IH</sub>	High-level input voltage	2		V
V <sub>IL</sub>	Low-level input voltage		0.8	V
VI	Input voltage	0	V <sub>CC</sub>	V
Vo	Output voltage	0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current		-15	mA
I <sub>OL</sub>	Low-level output current		48	mA
$\Delta t / \Delta v$	Input transition rise or fall rate	0	10	ns/V
T <sub>A</sub>	Operating free-air temperature	0	70	°C

NOTE 2: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

# electrical characteristics over recommended operating temperature range (unless otherwise noted)

DADAMETED			T <sub>A</sub> = 25°C		MAIN	MAY	UNIT
PARAMETER	TEST CONDITIONS	v <sub>cc</sub>	MIN M	ЛАХ	MIN	MAX	UNIT
V <sub>IK</sub>	$I_I = -18 \text{ mA}$	4.75 V	-	-1.2		-1.2	V
V <sub>OH</sub>	$I_{OH} = -15 \text{ mA}$	4.75 V	2.4		2.4		V
V <sub>OL</sub>	l <sub>OL</sub> = 48 mA	4.75 V	C	0.55		0.55	V
lı	$V_I = V_{CC}$ or GND	5.25 V	±	±0.1		±1	μA
I <sub>OZ</sub>	$V_{O} = V_{CC}$ or GND	5.25 V	<u>+</u>	±0.5		±10	μA
los†	$V_{I} = V_{CC} \text{ or } GND, \qquad \qquad V_{O} = 0$	5.25 V	-75		-75		mA
Icc	$V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$	5.25 V		8		80	μA
$\Delta I_{CC}^{\ddagger}$	One input at 3.4 V, Other inputs at $V_{CC}$ or GND	5.25 V		1.6		1.6	mA
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND			10		10	pF
Co	$V_{O} = V_{CC}$ or GND			15		15	pF

<sup>†</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed 100 ms.

<sup>‡</sup> This is the increase in supply current for each input at one of the specified TTL voltage levels rather than 0 V or V<sub>CC</sub>.

# timing requirements over recommended operating temperature conditions (unless otherwise noted) (see Figure 1)

			MIN	MAX	UNIT
tw	Pulse duration		4		ns
t <sub>su</sub>	Setup time C	Data before LE $\downarrow$	2.5		ns
t <sub>h</sub>	Hold time C	Data after LE↓	2.5		ns

# switching characteristics over recommended operating temperature conditions (unless otherwise noted) (see Figure 1)

DADAMETED	FROM	то	T <sub>A</sub> = 25°C	MINI	МАХ	
PARAMETER	(INPUT)	(OUTPUT)	ТҮР	MIN		UNIT
	D	0	6.8	1.5	9	
<sup>t</sup> pd	LE	Q	9	2	12	ns
t <sub>en</sub>	ŌĒ	Q	8.6	1.5	11.5	ns
t <sub>dis</sub>	ŌĒ	Q	6	1.5	8	ns



## CD74FCT841A **BICMOS 10-BIT BUS-INTERFACE D-TYPE LATCH** WITH 3-STATE OUTPUTS SCBS725 - JULY 2000


### noise characteristics, $V_{CC}$ = 5 V, $C_L$ = 50 pF, $T_A$ = 25°C

	PARAMETER	MIN	TYP	MAX	UNIT
V <sub>OL(P)</sub>	Quiet output, maximum dynamic V <sub>OL</sub>		1		V
V <sub>OH(V)</sub>	Quiet output, minimum dynamic V <sub>OH</sub>		0.5		V
V <sub>IH(D)</sub>	High-level dynamic input voltage	2			V
V <sub>IL(D)</sub>	Low-level dynamic input voltage			0.8	V



### CD74FCT841A BICMOS 10-BIT BUS-INTERFACE D-TYPE LATCH WITH 3-STATE OUTPUTS

SCBS725 - JULY 2000



PARAMETER MEASUREMENT INFORMATION

#### NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>r</sub> and t<sub>f</sub> = 2.5 ns. D. The outputs are measured one at a time with one input transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G.  $t_{PHL}$  and  $t_{PLH}$  are the same as  $t_{pd}$ .







11-Apr-2013

### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing		Qty	(2)		(3)		(4)	
CD74FCT841AEN	OBSOLETE	E PDIP	NT	24		TBD	Call TI	Call TI	0 to 70		
CD74FCT841AM	OBSOLETE	SOIC	DW	24		TBD	Call TI	Call TI	0 to 70		
CD74FCT841AM96	OBSOLETE	SOIC	DW	24		TBD	Call TI	Call TI	0 to 70		

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

NT (R-PDIP-T\*\*) 24 pins shown

PLASTIC DUAL-IN-LINE PACKAGE




A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 B. This drawing is subject to change without notice.

The 28 pin end lead shoulder width is a vendor option, either half or full width.



DW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AD.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ctivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated