19-4584; Rev 1; 6/10 **EVALUATION KIT AVAILABLE**

# **MAXM** 12-Channel, High-Voltage Battery-Pack Fault Monitors

## General Description

The MAX11080/MAX11081 are battery-pack fault-monitor ICs capable of monitoring up to 12 lithium-ion (Li+) battery cells. This device is designed to provide an overvoltage or undervoltage fault indication when any of the cells cross the user-selectable threshold for longer than the set program-delay interval. The overvoltage levels are pin selectable from +3.3V to +4.8V in 100mV increments, and have a guaranteed accuracy of  $\pm 25$ mV over the entire temperature range. The undervoltage level is also user selectable from +1.6V to +2.8V in 200mV increments. These levels are guaranteed to  $±100mV$  over the entire temperature range. Undervoltage detection can be disabled as one of the user-configuration options.

The MAX11080/MAX11081 have a built-in level-shifter that allows up to 31 MAX11080/MAX11081 devices to be connected in a daisy-chain fashion to reduce the number of interface signals needed for large stacks of series batteries. Each cell is monitored differentially and compared to the overvoltage and undervoltage thresholds. When any of the cells exceed this threshold for longer than the set program delay interval, the MAX11080/MAX11081 inhibit the heartbeat signal from being passed down the daisy-chain. Built-in comparator hysteresis prevents threshold chattering.

The MAX11080/MAX11081 are designed to be the perfect complement to the MAX11068 high-voltage measurement IC for redundant fault-monitoring applications. This device is offered in a 9.7mm x 4.4mm, 38-pin TSSOP package with 0.5mm pin spacing. The package is lead-free and RoHS compliant with an extended operating temperature range of -40°C to +105°C.

Applications

High-Voltage, Multicell-Series-Stacked Battery **Systems** 

Electric Vehicles

Hybrid Electric Vehicles

Electric Bikes

High-Power Battery Backup

Solar Cell Battery Backup

Super-Cap Battery Backup

## Features

- ♦ **Up to 12-Cell Li+ Battery Voltage Fault Detection**
- ♦ **Operation from 6.0V to 72V**
- ♦ **Pin-Selectable Overvoltage Threshold from +3.3V to +4.8V in 100mV Increments ±25mV Overvoltage-Detection Accuracy**
- ♦ **Pin-Selectable Undervoltage Threshold from +1.6V to +2.8V in 200mV Increments ±100mV Undervoltage-Detection Accuracy**
- ♦ **Overvoltage/Undervoltage-Threshold Detection Hysteresis MAX11080: 300mV MAX11081: 37.5mV**
- ♦ **Programmable Delay Time of Alarm Detection from 3.0ms to 3.32s with an External Capacitor**
- ♦ **Daisy-Chained Alarm and Shutdown Functions with Heartbeat Status Signal Up to 31 Devices Can Be Connected**
- ♦ **Ultra-Low-Power Dissipation Operating-Mode Current Drain: 80µA Shutdown-Mode Current: 2µA**
- ♦ **Wide Operating Temperature Range from -40°C to +105°C (AEC-Q100, Type 2)**
- ♦ **9.7mm x 4.4mm, 38-Pin TSSOP Package**
- ♦ **Lead(Pb)-Free and RoHS Compliant**

## Ordering Information



+Denotes a lead(Pb)-free/RoHS-compliant package. /V denotes an automotive qualified part.

#### **Pin Configuration appears at end of data sheet.**

**MAXIM** 

**\_ Maxim Integrated Products 1**

**For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.**

## **ABSOLUTE MAXIMUM RATINGS**



ESD Rating C\_, REF, VAA, VDDU, GNDU, DCIN, SHDN, CP+, CP-, HV, OVSEL\_, UVSEL\_, TOPSEL, ALRMU, ALRML, AGND, CD..............................±2kV (Human Body Model, Note 3) Continuous Power Dissipation  $(T_A = +70^{\circ}C)$ 38-Pin TSSOP (derate 15.9mW/°C above +70°C) ....1095.9mW Operating Temperature Range .........................-40°C to +105°C Storage Temperature Range .............................-55°C to +150°C Junction Temperature (continuous).................................+150°C Lead Temperature (soldering, 10s) .................................+300°C Soldering Temperature (reflow) .......................................+260°C

**Note 1:** The C1 to C0 differential input path is tolerant to 80V as long as the SHDN pin is deasserted. Note 2: The C1 input is tolerant to a maximum V<sub>DCIN</sub> + 0.6V with  $\overline{SHDN} = 1$ . If  $\overline{SHDN} = 0$ , 20V is the maximum rating.

**Note 3:** Human Body Model to Specification MIL-STD-883 Method 3015.7.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **ELECTRICAL CHARACTERISTICS**

(T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise noted. V<sub>DCIN</sub> = V<sub>GNDU</sub> = +6.0V to +72V, typical values are at T<sub>A</sub> = +25°C, unless otherwise specified from -40°C to +105°C.)



## **ELECTRICAL CHARACTERISTICS (continued)**

(T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise noted. V<sub>DCIN</sub> = V<sub>GNDU</sub> = +6.0V to +72V, typical values are at T<sub>A</sub> = +25°C, unless otherwise specified from -40°C to +105°C.)



MAX11080/MAX11081 **MAX11080/MAX11081** 



## Typical Operating Characteristics

V<sub>GNDU</sub> (V)

**MAXIM** 

**MAX11080/MAX11081** MAX11080/MAX11081

## Pin Description



## Pin Description (continued)





Figure 1. Functional Diagram

**MAXIM \_ 7**

MAX11080/MAX11081

**MAX11080/MAX11081** 





Figure 2. Application Circuit Diagram for a 12-Cell System

**MAXIM** 



Figure 3. Application Circuit Diagram for a 10-Cell System





Figure 4. Application Circuit Diagram for an 8-Cell System



Figure 5. Battery Module System with Redundant Fault-Detection Application Schematic

**MAXIM** 



Figure 6. ESD Diode Diagram

### Detailed Description

Figure 1 shows the functional diagram; Figure 2 shows the application circuit diagram for a 12-cell system while Figure 3 shows the application circuit design for a 10-cell system and Figure 4 for an 8-cell system. Figure 5 is the application schematic for the battery module system with redundant fault detection and Figure 6 is the ESD diode diagram.

#### Architectural Overview

The MAX11080/MAX11081 are battery-pack fault-monitor ICs capable of monitoring up to 12 Li+ battery cells. These devices are designed to provide an overvoltage or undervoltage alarm indicator when any of the cells cross the user-selectable threshold for longer than the configured decision delay interval. The MAX11080/MAX11081 also incorporates daisy-chain bus for use in high-voltage stacked-battery operation. The daisy-chain bus relays shutdown and alarm communication across up to 31 stacked modules without the need for isolation between each module. This results in a simplified system with reduced cost. The MAX11080/MAX11081 are ideal as an ultra-low-power, redundant cell-fault monitor that is the perfect complement to the MAX11068 high-voltage battery measurement IC. Both ICs in concert form a powerful Li+ battery system monitor with redundant overvoltage and undervoltage fault detection.

#### Overvoltage and Undervoltage Fault Detection

Figure 7 summarizes the fault-detection mechanism for a set of differential cell inputs in the MAX11080/ MAX11081.

First, the differential cell inputs are attenuated by a factor of four while being level shifted and converted to a single-ended voltage referenced to AGND. The groundreferenced voltage is then connected to a set of over-



voltage and undervoltage comparators. The threshold references for the comparators are set by the UVSEL\_ and OVSEL\_ input pins. When one of the cell voltages exceeds  $V_{\text{OV}}$  or is below  $V_{\text{UV}}$  when  $V_{\text{UV}}$  is enabled, the internal cell out-of-range signal for the given cell is set and logically ORed with the same signal for the other cell positions to create an overall out-of-range signal.

When any cells are out-of-range as indicated by the internal out-of-range signal, an internal current source begins to charge the capacitor C<sub>DLY</sub> connected to the CD pin. If the voltage at the CD pin reaches V<sub>CD</sub>, the ALRML line is set to VAA (+2.4V minimum as referred to AGND). Normally, the ALRM<sub>L</sub> line is a heartbeat signal with pulses occurring every 250µs. If all cell voltages transition from out-of-range to in-range before the voltage at pin CD reaches VCD, an internal switch clamps the CD pin to GND. This action discharges C<sub>DLY</sub> and, because the delay had not yet expired, no alarm occurs. Discharging C<sub>DLY</sub> ensures that the full delay time occurs for the next overvoltage or undervoltage



Figure 7. Cell Differential Input and Comparator Block Diagram



Figure 8. C<sub>DLY</sub> Circuit Block Diagram



# MAX11080/MAX11081 MAX11080/MAX1108

## 12-Channel, High-Voltage Battery-Pack Fault Monitors

event. Figure 8 summarizes the C<sub>DLY</sub> circuit.

Once the ALRM<sub>L</sub> pin is forced high due to an alarm (+2.4V minimum as referred to AGND), it transitions back to a heartbeat signal only after all battery cells meet the following condition:

#### $(V_{\text{OV}} - V_{\text{HYS}})$  >  $V_{\text{CELL(ALL)}}$  >  $(V_{\text{UV}} + V_{\text{HYS}})$

Examples of cell-voltage readings and their effect on the alarm status are shown in Figures 9 and 10 for single- and multiple-cell systems. In the case where an upper module is forwarding an active alarm condition down the daisy-chain, that condition continues to be propagated toward the host regardless of the alarm state of any lower module. Furthermore, to circumvent the possibility of a short-circuited capacitor connected to CD preempting the fault-time validation process, a redundant built-in delay of 4s nominal is asserted as a backup. If the V<sub>CD</sub> threshold is not reached within 4s of an out-of-range event, the alarm becomes active.

#### Programmable Delay Time

The alarm trigger delay time is calculated according to the following equations:

 $t$ DLY =  $(VCD \times CDLY)/ICD$ 

#### $C_{\text{DLY}} = (\text{t}_{\text{DLY}} \times \text{l}_{\text{CD}})/\text{V}_{\text{CD}}$

The effective  $I_{CD}$  value of the current source is 6.1 $\mu$ A typical and the threshold voltage, V<sub>CD</sub> is 1.23V typical. The V<sub>CD</sub> threshold is specified at an internal node prior to the resistor in series with the CD pin as shown in Figure 8. The threshold voltage seen at the pin is approximately 1.18V due to the drop associated with the typical I<sub>CD</sub> value and the  $6k\Omega$  resistor. The MAX11080/MAX11081 can operate with capacitor values from 15nF (3.0ms) to 16.5µF (3.32s). Each capacitor should have a voltage tolerance of 5V minimum.

#### Cell-Voltage Threshold Selection

The overvoltage and undervoltage threshold selection is configured through the OVSEL\_ and UVSEL\_ inputs. The overvoltage selection can be configured from 3.3V to 4.8V in 100mV increments. The undervoltage threshold can be configured from 1.6V to 2.8V in 200mV increments. The undervoltage detection can also be disabled. See Tables 1 and 2 for the proper configuration settings.

Immunity to unintended changes in the threshold voltage setting (due to accidental pin-to-pin short circuits, for example) is provided. The customer-programmed



#### **Table 1. Overvoltage Threshold Selection**



Figure 9. Single-Cell Overvoltage Detection Example



Figure 10. Multiple-Cell Overvoltage Detection Example

MAX11080/MAX11081

**MAX11080/MAX11081** 

## **Table 2. Undervoltage Threshold Selection**



selection is sensed and stored at power-up and any subsequent change to the input pin status is ignored.

#### Internal Linear Regulator

The MAX11080/MAX11081 have an internal linear regulator for generating the internal supply from DCIN (Figure 11). The regulator can accept a supply voltage on the DCIN pin from +6.0V to +72V, which it regulates to 3.3V to run the voltage-detection system, control logic, and low-side alarm-pulse interface. When the SHDN pin is not active and a sufficient voltage is applied to DCIN, the output of the regulator becomes active. The regulator is paired with a power-on-reset (POR) circuit that senses its output voltage and holds the MAX11080/MAX11081 in a reset state until the internal supply has reached a sustainable threshold of  $+3.0V$  ( $\pm 5\%$ ). The internal comparators have built-in hysteresis that can reject noise on the supply

line. Because secondary metal batteries are never fully discharged to 0V, the MAX11080/MAX11081 are designed for a hot-swap insertion of the battery cells. Once the POR threshold is reached, approximately 1ms later the internal reset signal disables, the internal oscillator starts, and the charge pump begins operating. The charge pump reaches regulation in approximately 3ms. The MAX11080/MAX11081 associated with the top module in the battery pack are identified as detailed in the TOPSEL Function section. This is followed by a self-test of the overvoltage comparators and detection of the number of cells connected. At this time in the power-on sequence, the MAX11080/MAX11081 are ready for operation. When the charge pump achieves regulation of 3.3V between VDD<sub>U</sub> and GND<sub>U</sub>, it switches to a standby mode until the voltage drops by about 35mV. The specified accuracy and full operation of the MAX11080/MAX11081



Figure 11. Internal Linear Regulator Block Diagram





Figure 12. Linear Regulator Power-Up Sequence

are not guaranteed until a minimum of 6.0V is applied to the DCIN pin.

The linear regulator also incorporates a thermal shutdown feature. If the MAX11080/MAX11081 die temperature rises above +145°C, the device shuts down. After a thermal shutdown, the die temperature must cool 15°C below the shutdown temperature before the device restarts.

Figure 12 shows the linear regulator power-up sequence and Figure 13 shows the low DCIN POR event.

#### DCIN and GNDU Supply Connections

A surge voltage is produced by the electric motor during regenerative braking conditions. The MAX11080/MAX11081 are designed to tolerate an absolute maximum of 80V under this condition. The MAX11080/MAX11081 should be protected against higher voltages with an external voltage suppressor such as

CHECK VA VAA > 2.8V  $V_{AA}$  < 2.8V FALLING DCIN VOLTAGE VAA AND INTERNAL POR ACTIVE **OSCILLATOR** CHARGE-PUMP, DIGITAL LOGIC, AND ALARM PULSE DISABLED VAA AND INTERNAL POR INACTIVE

Figure 13. Low DCIN POR Event

MAX11080/MAX11081 180111080/M/08117081



Figure 14. Battery Module Surge and Overvoltage Protection **Circuit** 

the SMCJ70 on the DCIN connection point. This protection circuit also helps to reduce power spikes that can occur during the insertion of the battery cells. During negative voltage excursions, the protection circuit stores enough charge to power the regulator through the transient. Figure 14 shows the clamp configuration to protect the DCIN supply input.

The DCIN input contains a comparator circuit to detect an open circuit on this pin for fault-management purposes. Whenever a nominal voltage of two silicon diode drops appears between C12 and DCIN following the power-up sequence, the ALRM<sub>L</sub> output is asserted as a fault indication. This voltage drop must appear for at least the delay time set by  $C_{D}$   $\vee$  to result in a fault. The voltage drop from C12 to DCIN during normal operation should be kept at no more than 0.5V to prevent erroneous tripping of the DCIN open-circuit comparator under worst-case circumstances (lowest silicon diode forward bias voltage). The diode D<sub>DCIN</sub> is used to supply the transient current demanded at startup by the decoupling circuit. In parallel with this diode, R<sub>DCIN</sub> provides the supply path during normal operation. It is selected to be  $5kΩ$  so that the maximum voltage drop between C12 and DCIN is about 0.25V with nominal supply currents.

High-power batteries are often used in noisy environments subject to high dV/dt or dI/dt supply noise and EMI noise. For example, the supply noise of a power inverter driving a high horse-power motor produces a large square wave at the battery terminals, even though the battery is also a high-power battery. Typically, the battery dominates the task of absorbing this noise, since it is impractical to put hundreds of farads at the inverter.

The MAX11080/MAX11081 are designed with several mechanisms to deal with extremely noisy environments. First, the major power-supply inputs that see the full battery-stack voltage are 80V tolerant. This is high enough to handle the large voltage changes on the battery stack that can occur when the batteries transition

between charge and discharge conditions. Next, the linear regulator has high PSRR to produce a clean lowvoltage power supply for the internal circuitry. This allows DCIN to be connected directly to the stack voltage. Finally,  $GND_{U}$  serves two purposes. It supplies the internal charge pump with its power and acts as the reference ground for the upper alarm communication port. The charge pump creates a secondary low-voltage supply that is referenced to GND<sub>U</sub>. Because the levelshifted supply  $VDD_{U}$  is referenced to  $GND_{U}$ , the entire upper alarm communication port glides smoothly on GNDU and it is effectively immune to noise on GNDU. The upper alarm signal is internally shifted down to AGND level where it is processed by the digital logic. There are two connection methods that can be used for GNDU depending on application requirements.

For the top module in a system, or where GND<sub>U</sub> cannot be DC-coupled to the next higher module for other reasons, GND<sub>U</sub> should be connected to the same location as DCIN. This connection is valid as long as the voltage difference between the top of Stack(n) and the bottom of Stack(n+1) during worst-case conditions does not exceed the margin of the alarm pin signaling levels. When GNDU is not DC-coupled to the far side of the bus bar, it can be AC-coupled to the far side to maintain alarm communication when the bus bar is open-circuit. In that case, the two sides of the AC-coupling capacitor can be at different DC potentials, but the alarm communication signal continues to be passed across the capacitor connection. It is recommended that an AC- or DC-coupled version of GNDU is paired with the alarm signal through the communication bus wiring, possibly by twisted pair wire, for maximum noise immunity and minimum emissions.

The preferred connection to reject noise between modules is when a DC connection can be made from  $GND_{U}$ to AGND of the next module. It is again recommended that the DC-coupled GNDU signal is routed adjacent to the alarm signal as part of the communication bus for maximum noise immunity and minimum emissions.

#### Shutdown Control

The SHDN pin connections of the MAX11080/MAX11081 operate in a manner that allows the shutdown/wake-up command to trickle up through the series of daisychained packs. Because the internal linear regulator is powered down during shutdown, the shutdown function must operate when VAA is absent and, therefore, it cannot depend on a Schmitt trigger input. A special low-current, high-voltage circuit is used to detect the state of the  $\overline{\text{SHDN}}$  pin. The shutdown pin has a +2.1V minimum threshold for the inactive state. When  $\overline{SHDN} > 2.1V$ , the MAX11080/MAX11081 turn on and begin regulating VAA,





Figure 15. GND<sup>U</sup> Connection: AC-Coupled to Next Module, DC-Coupled to Present Module



Figure 16. GND<sup>U</sup> Connection: DC-Coupled with the Communication Bus



Figure 17. Shutdown Circuit Interface

and then  $VDD_U$ . If  $\overline{SHDN}$  < 0.6V, the MAX11080/ MAX11081 shut down.

Figure 17 shows the shutdown circuit interface of two daisy-chain devices.

When  $\overline{\text{SHDN}}$  is high for device n, the charge pump is enabled and begins to charge the capacitors in the interface circuit. When the voltage of the SHDN pin for device (n+1) rises above the VIH threshold, that device begins its power-up sequence. This action propagates up the daisy-chain until the last battery module is enabled. Conversely, pulling SHDN to AGND powers down a module and thus propagates the power-down to all higher daisy-chained modules as the charge on their SHDN capacitors is dissipated. The zener diodes provide additional ESD protection. The filter capacitors and resistors are sized to provide robust noise immunity. The diode from the CP+ pin should be S1B or a similar low-leakage type for high-temperature stability.

The SHDN pin has a weak internal pulldown resistor on the order of 12MΩ. A 200kΩ or similar resistor from  $\overline{\text{SHDN}}$ to AGND should be installed to ensure that the SHDN pin is pulled low when the active SHDN signal is propagated up the daisy-chain bus. The resistor is not needed for applications that tie SHDN high at all times. The typical SHDN rising edge propagation time from one daisychained module to the next is 1.5ms.

For FMEA detectability, the SHDN pin is designed to detect logic transitions that could be indicative of a short circuit to the ALRM<sub>L</sub> pin. The SHDN pin circuit shown in Figure 18 provides some immunity for rare glitches at the SHDN pin, such as those during powerup, that are not a result of a short to ALRML. The SHDN pin signal is fed as a clock to a 5-bit counter. When the counter reaches the maximum count of 32, the full flag is set and acts as a clock to a D flip-flop. When the D flip-flop is clocked, its output goes high to signal the FMEA fault condition and trigger the alarm. In this way, the device goes into the alarm state only after 32 pulses



Figure 18. Internal FMEA SHDN Pin Functionality Circuit

on the SHDN pin have occurred. To clear the FMEA fault state, a POR of the device must be activated. The application circuit should ensure that the SHDN pin is glitch free and only toggles when a shutdown or powerdown event is intended. This FMEA detection circuit should not be considered as a provision to filter out noise or glitches on the SHDN pin.

#### C1 Input Absolute Maximum Rating

The C1 input is limited to  $V_{DCIN}$  - 0.6V above AGND or a maximum of 20V if the SHDN pin is asserted. If an application requires that the 20V restriction be removed during active shutdown, then a 4.0V zener diode can be added from VAA to AGND. This protects VAA and allows the C1 input to go to  $V_{DCIN}$  - 0.6V regardless of the SHDN state. It also allows the differential C1 to C0 voltage to range from -0.3V to +80V.

#### Cell-Connection and Detection

An individual MAX11080/MAX11081 can be connected to as many as 12 series-connected cells. To accommodate configurations with fewer cells, unused cell inputs must be



shorted together, but Cell 1 must always be populated. The designer can choose which cell inputs to leave unused. The example application circuits recommended are the most efficient configurations.

At power-up, the part compares the voltage applied to each cell input with a nominal cell-detection threshold voltage of 0.7V. If the cell voltage is less than the celldetection threshold, undervoltage detection is disabled for that cell input. If the voltage at the input is 0.7V or greater, undervoltage detection is specified by the state of the UVSEL\_ inputs. Overvoltage detection is always enabled for all cell-voltage inputs. The cell-connection detection occurs just before the MAX11080/MAX11081 are fully functional as shown in Figure 12 under NUMBER OF CELLS DETECTED.

#### TOPSEL Function

The TOPSEL pin is used to indicate to a device whether it is the top device in the daisy-chain stack. The top daisy-chain device is responsible for generating the heartbeat signal at the top of the ALRM\_ pin bus. This heartbeat propagates along the chain toward the host. To designate a device as the top device, the TOPSEL pin should be connected to VAA. For all other devices in a daisy-chain, this pin should be connected to AGND. The TOPSEL pin has a weak internal pulldown resistor, but this resistor should not be relied upon as the sole means of setting the TOPSEL logic level. The logic level of the TOPSEL pin is not latched internally at startup and is continuously sampled during operation. The ALRM<sub>U</sub> input should be connected to GND<sub>U</sub> for the top module as good design practice to prevent noise pickup even though the input logic level is ignored.

For a single device or DC-coupled daisy-chain application, the device can be operated in an alarm level mode instead of heartbeat mode by tying TOPSEL to AGND for all devices. In this mode of operation, ALRML passes the signal of ALRM<sub>U</sub> when the device is not in the alarm state. ALRML drives high when the device is in the alarm state. ALRMU must be tied to GNDU for the topmost device for this application. The following table summarizes the operation of TOPSEL and ALRML for level mode:



#### Internal Self-Test

The MAX11080/MAX11081 perform an internal self-test during power-up according to the linear regulator power-up flowchart (Figure 12). Each overvoltage comparator is tested for the ability to detect an internally generated overvoltage test condition. This is done by using the ground voltage level as the threshold reference in place of the usual threshold level. Figure 8 shows the connection for this test-mode compare level. If all comparators can detect the internally generated overvoltage test event, part operation continues. If any comparator fails to detect the internally generated overvoltage test event, a fault is signaled using the ALRML pin. The device must be power cycled to retest the comparators and attempt to clear this fault condition.

#### Failure Mode and Effects Analysis

High-voltage battery-pack systems can be subjected to severe stresses during in-service fault conditions and could experience similar conditions during the manufacturing and assembly process. The MAX11080/MAX11081 are designed with high regard to these potential states.

Open and short circuits at the package level must be readily detected for fault diagnosis and should be tolerated whenever possible. A number of circuits are employed within the MAX11080/MAX11081 specifically to detect such conditions and progress to a known device state. Table 3 summarizes other conditions typical in a normal manufacturing process along with their effect on the MAX11080/MAX11081 devices.

See Table 4 for the FMEA analysis of the MAX11080/ MAX11081. If the cell voltage is within the monitor range, the heartbeat signal on ALRML resumes once the fault condition (either open or short) is removed, unless otherwise specified.

## **Table 3. System Fault Modes**





## **Table 4. FMEA Analysis (Note 6)**



## **Table 4. FMEA Analysis (Note 6) (continued)**



## **Table 4. FMEA Analysis (Note 6) (continued)**



## **Table 4. FMEA Analysis (Note 6) (continued)**



**MAXIM** 

## **Table 4. FMEA Analysis (Note 6) (continued)**



**Note 6:** If the cell voltage is within the monitor range, the heartbeat signal on ALRML resumes once the fault condition is removed. **Note 7:** The voltage level of high is equal to VAA and low is equal to AGND.

**Note 8:** Even if the pin has internal pulldown, the pulldown is very weak and the pin should be tied to AGND for logic 0 setting.

**Note 9:** VDD<sub>U</sub> - GND<sub>U</sub> = 3.3V and HV - DCIN = 3.6V for the typical configuration. When VDD<sub>U</sub> and HV collapse, VDD<sub>U</sub> - GND<sub>U</sub> ≈ 0V and HV - DCIN  $\approx$  -0.4V.

**MAXIM** 



## **Pin Configuration Configuration**

For the latest package outline information and land patterns, go to **[www.maxim-ic.com/packages](http://www.maxim-ic.com/packages)**. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.



## Revision History



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 \_ **29**

© 2010 Maxim Integrated Products Maxim is a registered trademark of Maxim Integrated Products, Inc.