

# SN65557, SN65558, SN75557, SN75558 ELECTROLUMINESCENT ROW DRIVERS

D2999, DECEMBER 1985 — REVISED OCTOBER 1989

- Each Device Drives 32 Electrodes
- High-Voltage Open-Collector N-P-N Outputs Using Ramped Supply
- 300-mA Output Current Capability
- CMOS-Compatible Inputs
- Very Low Steady-State Power Consumption


## description

These devices are monolithic BIFET<sup>†</sup> integrated circuits designed to drive the row electrodes of an electroluminescent display. All inputs are CMOS-compatible and all outputs are high-voltage open-collector n-p-n transistors. The SN65558 and SN75558 output sequences are reversed from the SN65557 and SN75557 for ease in printed circuit board layout.


The devices consist of a 32-bit shift register, 32 AND gates, and 32 output OR gates. Typically, a composite row drive signal is externally generated by a high-voltage switching circuit and applied to the SUBSTRATE COMMON terminal. Serial data is entered into the shift register on the high-to-low transition of the clock input. A high ENABLE allows those outputs with a high in their associated register to be turned on causing the corresponding row to be connected to the composite row drive signal. When STROBE is low, all output transistors are turned on. The Serial Data output (SERIAL OUT) from the shift register may be used to cascade additional devices. This output is not affected by the ENABLE or STROBE inputs.

The SN65557 and SN65558 are characterized for operation from -40°C to 85°C. The SN75557 and SN75558 are characterized for operation from 0°C to 70°C.

SN65557, SN75557 . . . FN PACKAGE



SN65558, SN75558 . . . FN PACKAGE



NC—No internal connection

<sup>†</sup> BIFET — Bipolar, double-diffused, N-channel and P-channel MOS transistors on same chip — patented process

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.


**TEXAS  
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1989, Texas Instruments Incorporated


# SN65557, SN65558, SN75557, SN75558 ELECTROLUMINESCENT ROW DRIVERS

## logic symbols †



† These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram (positive logic)



# SN65557, SN65558. SN75557, SN75558 ELECTROLUMINESCENT ROW DRIVERS


FUNCTION TABLE

FUNCTION	CONTROL INPUTS			SHIFT REGISTERS R1 THRU R32	OUTPUTS	
	CLOCK	ENABLE	STROBE		SERIAL	Q1 THRU Q32
LOAD	↓	X	X	Load and Shift <sup>†</sup>	R32	Determined by ENABLE and STROBE
	No ↓	X	X	No Change	R32	Determined by ENABLE and STROBE
ENABLE	X	L	H	As determined above	R32	All Q outputs off
	X	H	H	As determined above	R32	Determined by R1 through R32
STROBE	X	X	L	As determined above	R32	All Q outputs on

H = high level, L = low level, X = irrelevant, ↓ = high-to-low transition.


<sup>†</sup>Register R32 takes on the state of R31, R31 takes on the state of R30, . . . R2 takes on the state of R1, and R1 takes on the state of the data input.

## schematics of inputs and outputs



# SN65557, SN65558, SN75557, SN75558 ELECTROLUMINESCENT ROW DRIVERS

## typical operating sequence



HV = High voltage




**SN65557, SN65558, SN75557, SN75558**  
**ELECTROLUMINESCENT ROW DRIVERS**

switching characteristics,  $V_{CC} = 12\text{ V}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
$t_{PHL}$	Propagation delay time, high-to-low-level SERIAL OUTPUT from CLOCK		200	ns
$t_{PLH}$	Propagation delay time, low-to-high-level SERIAL OUTPUT from CLOCK		200	ns
$t_{d(on)}$	Turn-on delay time, Q outputs from ENABLE		500	ns

**RECOMMENDED OPERATING CONDITIONS**



**FIGURE 1**

PARAMETER MEASUREMENT INFORMATION




FIGURE 2. INPUT TIMING VOLTAGE WAVEFORMS




FIGURE 3. VOLTAGE WAVEFORMS FOR PROPAGATION DELAY TIMES, CLOCK TO DATA OUT





FIGURE 4. VOLTAGE WAVEFORMS FOR TURN ON DELAY TIME,  
SUBSTRATE COMMON TO Q OUTPUT

---

**TYPICAL CHARACTERISTICS**



**FIGURE 5**