

FDS8958B

Dual N & P-Channel PowerTrench® MOSFET

Q1-N-Channel: 30 V, 6.4 A, 26 mΩ Q2-P-Channel: -30 V, -4.5 A, 51 mΩ

Features

Q1: N-Channel

- Max $r_{DS(on)}$ = 26 mΩ at $V_{GS} = 10$ V, $I_D = 6.4$ A
- Max $r_{DS(on)}$ = 39 mΩ at $V_{GS} = 4.5$ V, $I_D = 5.2$ A

Q2: P-Channel

- Max $r_{DS(on)}$ = 51 mΩ at $V_{GS} = -10$ V, $I_D = -4.5$ A
- Max $r_{DS(on)}$ = 80 mΩ at $V_{GS} = -4.5$ V, $I_D = -3.3$ A
- HBM ESD protection level > 3.5 kV (Note 3)

- RoHS Compliant





General Description

These dual N- and P-Channel enhancement mode power field effect transistors are produced using Fairchild Semiconductor's advanced PowerTrench® process that has been especially tailored to minimize on-state resistance and yet maintain superior switching performance.

These devices are well suited for low voltage and battery powered applications where low in-line power loss and fast switching are required.

Application

- DC-DC Conversion
- BLU and motor drive inverter



MOSFET Maximum Ratings $T_C = 25^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	Q1	Q2	Units
V_{DS}	Drain to Source Voltage	30	-30	V
V_{GS}	Gate to Source Voltage	± 20	± 25	V
I_D	Drain Current - Continuous $T_A = 25^\circ\text{C}$	6.4	-4.5	A
	- Pulsed	30	-30	
P_D	Power Dissipation for Dual Operation	2.0		W
	Power Dissipation for Single Operation $T_A = 25^\circ\text{C}$ (Note 1a)	1.6		
	$T_A = 25^\circ\text{C}$ (Note 1b)	0.9		
E_{AS}	Single Pulse Avalanche Energy (Note 4)	18	5	mJ
T_J, T_{STG}	Operating and Storage Junction Temperature Range	-55 to +150		$^\circ\text{C}$

Thermal Characteristics

$R_{\theta JC}$	Thermal Resistance, Junction to Case (Note 1)	40	$^\circ\text{C/W}$
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Note 1a)	78	

Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FDS8958B	FDS8958B	SO-8	13"	12 mm	2500 units

Electrical Characteristics $T_J = 25\text{ }^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	Test Conditions	Type	Min	Typ	Max	Units
--------	-----------	-----------------	------	-----	-----	-----	-------

Off Characteristics

BV_{DSS}	Drain to Source Breakdown Voltage	$I_D = 250\text{ }\mu\text{A}, V_{GS} = 0\text{ V}$ $I_D = -250\text{ }\mu\text{A}, V_{GS} = 0\text{ V}$	Q1 Q2	30 -30			V
$\frac{\Delta BV_{DSS}}{\Delta T_J}$	Breakdown Voltage Temperature Coefficient	$I_D = 250\text{ }\mu\text{A}$, referenced to $25\text{ }^\circ\text{C}$ $I_D = -250\text{ }\mu\text{A}$, referenced to $25\text{ }^\circ\text{C}$	Q1 Q2		24 -21		mV/ $^\circ\text{C}$
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 24\text{ V}, V_{GS} = 0\text{ V}$ $V_{DS} = -24\text{ V}, V_{GS} = 0\text{ V}$	Q1 Q2			1 -1	μA
I_{GSS}	Gate to Source Leakage Current	$V_{GS} = \pm 20\text{ V}, V_{DS} = 0\text{ V}$ $V_{GS} = \pm 25\text{ V}, V_{DS} = 0\text{ V}$	Q1 Q2			± 100 ± 10	nA μA

On Characteristics

$V_{GS(th)}$	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 250\text{ }\mu\text{A}$ $V_{GS} = V_{DS}, I_D = -250\text{ }\mu\text{A}$	Q1 Q2	1.0 -1.0	2.0 -1.9	3.0 -3.0	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	$I_D = 250\text{ }\mu\text{A}$, referenced to $25\text{ }^\circ\text{C}$ $I_D = -250\text{ }\mu\text{A}$, referenced to $25\text{ }^\circ\text{C}$	Q1 Q2		-6 5		mV/ $^\circ\text{C}$
$r_{DS(on)}$	Static Drain to Source On Resistance	$V_{GS} = 10\text{ V}, I_D = 6.4\text{ A}$ $V_{GS} = 4.5\text{ V}, I_D = 5.2\text{ A}$ $V_{GS} = 10\text{ V}, I_D = 6.4\text{ A}, T_J = 125\text{ }^\circ\text{C}$	Q1		21 29 31	26 39 39	m Ω
		$V_{GS} = -10\text{ V}, I_D = -4.5\text{ A}$ $V_{GS} = -4.5\text{ V}, I_D = -3.3\text{ A}$ $V_{GS} = -10\text{ V}, I_D = -4.5\text{ A}, T_J = 125\text{ }^\circ\text{C}$	Q2		38 60 53	51 80 72	
g_{FS}	Forward Transconductance	$V_{DD} = 5\text{ V}, I_D = 6.4\text{ A}$ $V_{DD} = -5\text{ V}, I_D = -4.5\text{ A}$	Q1 Q2		20 10		S

Dynamic Characteristics

C_{iss}	Input Capacitance	Q1 $V_{DS} = 15\text{ V}, V_{GS} = 0\text{ V}, f = 1\text{ MHz}$	Q1		405	540	pF
			Q2		570	760	
C_{oss}	Output Capacitance	Q2	Q1		75	100	pF
			Q2		115	155	
C_{riss}	Reverse Transfer Capacitance	$V_{DS} = -15\text{ V}, V_{GS} = 0\text{ V}, f = 1\text{ MHz}$	Q1		55	80	pF
			Q2		100	150	
R_g	Gate Resistance		Q1		2.4		Ω
			Q2		4.4		

Switching Characteristics

$t_{d(on)}$	Turn-On Delay Time	Q1 $V_{DD} = 15\text{ V}, I_D = 6.4\text{ A},$ $V_{GS} = 10\text{ V}, R_{GEN} = 6\text{ }\Omega$	Q1		4.3	10	ns	
			Q2		6.0	12		
t_r	Rise Time	Q2 $V_{DD} = -15\text{ V}, I_D = -4.5\text{ A},$ $V_{GS} = -10\text{ V}, R_{GEN} = 6\text{ }\Omega$	Q1		2.0	10	ns	
			Q2		6.0	12		
$t_{d(off)}$	Turn-Off Delay Time	Q1 $V_{DD} = 15\text{ V}, I_D = 6.4\text{ A},$ $V_{GS} = 10\text{ V}, R_{GEN} = 6\text{ }\Omega$	Q1		12	22	ns	
			Q2		17	30		
t_f	Fall Time	Q2 $V_{DD} = -15\text{ V}, I_D = -4.5\text{ A},$ $V_{GS} = -10\text{ V}, R_{GEN} = 6\text{ }\Omega$	Q1		2.0	10	ns	
			Q2		7.0	14		
$Q_{g(TOT)}$	Total Gate Charge	$V_{GS} = 10\text{ V}$ $V_{GS} = -10\text{ V}$	Q1 $V_{DD} = 15\text{ V},$ $I_D = 6.4\text{ A}$	Q1		8.3	12	nC
				Q2		14	19	
$Q_{g(TOT)}$	Total Gate Charge	$V_{GS} = 4.5\text{ V}$ $V_{GS} = -4.5\text{ V}$	Q2 $V_{DD} = -15\text{ V},$ $I_D = -4.5\text{ A}$	Q1		4.1	5.8	nC
				Q2		7.0	9.6	
Q_{gs}	Gate to Source Charge		Q1 $V_{DD} = -15\text{ V},$ $I_D = -4.5\text{ A}$	Q1		1.3		nC
				Q2		1.9		
Q_{gd}	Gate to Drain "Miller" Charge		Q2 $V_{DD} = -15\text{ V},$ $I_D = -4.5\text{ A}$	Q1		1.7		nC
				Q2		3.6		

Electrical Characteristics $T_J = 25\text{ }^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	Test Conditions	Type	Min	Typ	Max	Units
Drain-Source Diode Characteristics							
V_{SD}	Source to Drain Diode Forward Voltage	$V_{GS} = 0\text{ V}, I_S = 1.3\text{ A}$ (Note 2)	Q1		0.8	1.2	V
		$V_{GS} = 0\text{ V}, I_S = -1.3\text{ A}$ (Note 2)	Q2		-0.8	-1.2	
t_{rr}	Reverse Recovery Time	Q1 $I_F = 6.4\text{ A}, di/dt = 100\text{ A}/\mu\text{s}$	Q1		17	30	ns
			Q2		20	36	
Q_{rr}	Reverse Recovery Charge	Q2 $I_F = -4.5\text{ A}, di/dt = 100\text{ A}/\mu\text{s}$	Q1		6	12	nC
			Q2		8	16	

NOTES:

1. $R_{\theta JA}$ is determined with the device mounted on a 1 in² pad 2 oz copper pad on a 1.5 x 1.5 in. board of FR-4 material. $R_{\theta JC}$ is guaranteed by design while $R_{\theta CA}$ is determined by the user's board design.



a) 78 °C/W when mounted on a 1 in² pad of 2 oz copper



b) 135 °C/W when mounted on a minimum pad

2. Pulse Test: Pulse Width < 300 μs , Duty cycle < 2.0%.
3. The diode connected between the gate and source serves only as protection against ESD. No gate overvoltage rating is implied.
4. UIL condition: Starting $T_J = 25\text{ }^\circ\text{C}$, $L = 1\text{ mH}$, $I_{AS} = 6\text{ A}$, $V_{DD} = 27\text{ V}$, $V_{GS} = 10\text{ V}$. (Q1)
Starting $T_J = 25\text{ }^\circ\text{C}$, $L = 1\text{ mH}$, $I_{AS} = -4\text{ A}$, $V_{DD} = -27\text{ V}$, $V_{GS} = -10\text{ V}$. (Q2)

Typical Characteristics (Q1 N-Channel) $T_J = 25\text{ }^\circ\text{C}$ unless otherwise noted




Figure 1. On Region Characteristics




Figure 2. Normalized On-Resistance vs Drain Current and Gate Voltage




Figure 3. Normalized On Resistance vs Junction Temperature




Figure 4. On-Resistance vs Gate to Source Voltage




Figure 5. Transfer Characteristics




Figure 6. Source to Drain Diode Forward Voltage vs Source Current

Typical Characteristics (Q1 N-Channel) $T_J = 25^\circ\text{C}$ unless otherwise noted




Figure 7. Gate Charge Characteristics




Figure 8. Capacitance vs Drain to Source Voltage




Figure 9. Unclamped Inductive Switching Capability




Figure 10. Forward Bias Safe Operating Area




Figure 11. Single Pulse Maximum Power Dissipation

Typical Characteristics (Q1 N-Channel) $T_J = 25\text{ }^\circ\text{C}$ unless otherwise noted




Figure 12. Junction-to-Ambient Transient Thermal Response Curve

Typical Characteristics (Q2 P-Channel) $T_J = 25\text{ }^\circ\text{C}$ unless otherwise noted




Figure 15. On-Region Characteristics




Figure 16. Normalized on-Resistance vs Drain Current and Gate Voltage




Figure 17. Normalized On-Resistance vs Junction Temperature




Figure 18. On-Resistance vs Gate to Source Voltage




Figure 19. Transfer Characteristics




Figure 20. Source to Drain Diode Forward Voltage vs Source Current

Typical Characteristics (Q2 P-Channel) $T_J = 25\text{ }^\circ\text{C}$ unless otherwise noted




Figure 21. Gate Charge Characteristics




Figure 22. Capacitance vs Drain to Source Voltage




Figure 23. Unclamped Inductive Switching Capability




Figure 24. I_g vs V_{gs}




Figure 25. Forward Bias Safe Operating Area




Figure 26. Single Pulse Maximum Power Dissipation

Typical Characteristics (Q2 P-Channel) $T_J = 25\text{ }^\circ\text{C}$ unless otherwise noted




Figure 27. Junction-to-Ambient Transient Thermal Response Curve

Physical Dimensions




Figure 16. 8-Lead, SOIC, JEDEC MS-012, .150-inch Narrow Body



Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings:
<http://www.fairchildsemi.com/dwg/M0/M08A.pdf>



TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

- | | | | |
|--|--|---------------------------------------|---|
| AccuPower™ | F-PFS™ | PowerTrench® | Sync-Lock™ |
| AX-CAP®* | FRFET® | PowerXS™ | SYSTEM GENERAL® |
| BitSiC™ | Global Power Resource™ | Programmable Active Droop™ | TinyBoost® |
| Build it Now™ | GreenBridge™ | QFET® | TinyBuck® |
| CorePLUS™ | Green FPS™ | QS™ | TinyCalc™ |
| CorePOWER™ | Green FPS™ e-Series™ | Quiet Series™ | TinyLogic® |
| CROSSVOLT™ | Gmax™ | RapidConfigure™ | TINYOPTO™ |
| CTL™ | GTO™ | Saving our world, 1mW/W/kW at a time™ | TinyPower™ |
| Current Transfer Logic™ | IntelliMAX™ | SignalWise™ | TinyPWM™ |
| DEUXPEED® | ISOPLANAR™ | SmartMax™ | TinyWire™ |
| Dual Cool™ | Making Small Speakers Sound Louder and Better™ | SMART START™ | TranSiC™ |
| EcoSPARK® | MegaBuck™ | Solutions for Your Success™ | TriFault Detect™ |
| EfficientMax™ | MICROCOUPLER™ | SPM® | TRUECURRENT®* |
| ESBC™ | MicroFET™ | STEALTH™ | µSerDes™ |
|  Fairchild® | MicroPak™ | SuperFET® |  SerDes™ |
| Fairchild Semiconductor® | MicroPak2™ | SuperSOT™-3 | UHC™ |
| FACT Quiet Series™ | MillerDrive™ | SuperSOT™-6 | Ultra FRFET™ |
| FACT® | MotionMax™ | SuperSOT™-8 | UniFET™ |
| FAST® | mWSaver® | SupreMOS® | VCX™ |
| FastvCore™ | OptoHiT™ | SyncFET™ | VisualMax™ |
| FETBench™ | OPTOLOGIC® | | VoltagePlus™ |
| FPS™ | OPTOPLANAR® | | XS™ |

* Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

Rev. I66