MMA68xx, Dual-axis SPI Inertial Sensor

MMA68xx, a SafeAssure solution, is a SPI-based, 2-axis, medium-*g*, overdamped lateral accelerometer designed for use in automotive airbag systems.

Features

- ±20 *g* to ±120 *g* full-scale range, independently specified for each axis
- 3.3 V or 5 V single supply operation
- SPI-compatible serial interface
- 10-bit digital signed or unsigned SPI data output
- Independent programmable arming functions for each axis
- Twelve low-pass filter options, ranging from 50 Hz to 1000 Hz
- Optional offset cancellation with > 6 s averaging period and < 0.25 LSB/s slew rate
- Pb-free, 16-pin QFN, 6 mm x 6 mm x 1.98 mm package

Referenced Documents

• Qualified AEC-Q100, Revision G, Grade 1 (-40°C to +125°C) (http://www.aecouncil.com/)

1 General Description

1.1 Application Diagram

Figure 1. Application Diagram

Table 1. External Component Recommendations

Ref Des	Type	Description	Purpose
C1	Ceramic	0.1 μF, 10 %, 10 V Minimum, X7R	V_{CC} Power Supply Decoupling
C2	Ceramic	1 μF, 10 %, 10 V Minimum, X7R	Voltage Regulator Output Capacitor (C _{REG})
CЗ	Ceramic	1 μF, 10 %, 10 V Minimum, X7R	Voltage Regulator Output Capacitor (C _{REGA})

1.2 Device Orientation and Part Marking

EARTH GROUND

Figure 2. Device Orientation Diagram

Figure 3. Part Marking

Figure 4. Block Diagram

2 Pin Connections

Table 2. Pin Description

MMA68xx

3 Electrical Characteristics

3.1 Maximum Ratings

Maximum ratings are the extreme limits to which the device can be exposed without permanently damaging it.

3.2 Operating Range

The operating ratings are the limits normally expected in the application and define the range of operation.

3.3 Electrical Characteristics - Power Supply and I/O

 $V_L \leq (V_{CC} - V_{SS}) \leq V_H$, $T_L \leq T_A \leq T_H$, $|\Delta T_A| < 25$ K/min unless otherwise specified

3.4 Electrical Characteristics - Sensor and Signal Chain

3.5 Dynamic Electrical Characteristics - Signal Chain

 $V_L \leq (V_{CC} - V_{SS}) \leq V_H$, $T_L \leq T_A \leq T_H$, $|\Delta T_A| < 25$ K/min unless otherwise specified

3.6 Dynamic Electrical Characteristics - Supply and SPI

 $V_L \le (V_{CC} - V_{SS}) \le V_H$, $T_L \le T_A \le T_H$, $|\Delta T_A| < 25$ K/min unless otherwise specified

1. Parameters tested 100 % at final test.

2. Parameters tested 100 % at wafer probe.

3. Parameters verified by characterization.

4. Indicates a critical characteristic.

5. Verified by qualification testing.

6. Parameters verified by pass/fail testing in production.

7. Functionality guaranteed by modeling, simulation and/or design verification. Circuit integrity assured through IDDQ and scan testing. Timing is deter-mined by internal system clock frequency.

8. N/A.

9. Devices are trimmed at 100 Hz with 1000 Hz low-pass filter option selected. Response is corrected to 0 Hz response.

10. Low-pass filter cutoff frequencies shown are –3dB referenced to 0 Hz response.

11. Power supply ripple at frequencies greater than 900 kHz should be minimized to the greatest extent possible.

12. Time from falling edge of $\overline{\text{CS}}$ to ARM_X, ARM_Y output valid.

13. N/A.

14. Thermal resistance between the die junction and the exposed pad; cold plate is attached to the exposed pad.

15. Device characterized at all values of V_L and V_H . Production test is conducted at all typical voltages (V_{TYP}) unless otherwise noted.

16. Data path Latency is the signal latency from *g-*cell to SPI output disregarding filter group delays.

17. Filter characteristics are specified independently, and do not include *g-*cell frequency response.

18. Electrostatic Deflection Test completed during wafer probe.

19. Verified by simulation.

20. Acceleration Data Request timing constraint only applies for proper operation of the Arming Function.

Figure 6. Powerup Timing

Figure 7. Serial Interface Timing

4 Functional Description

4.1 Customer Accessible Data Array

A customer accessible data array allows for each device to be customized. The array consists of an OTP factory programmable block and read/write registers for device programmability and status. The OTP and writable register blocks incorporate independent CRC circuitry for fault detection (reference [Section 4.2](#page-20-0)). The writable register block includes a locking mechanism to prevent unintended changes during normal operation. Portions of the array are reserved for factory-programmed trim values. The customer accessible data is shown in [Table 3.](#page-10-0)

Type Codes:

F: Factory programmed OTP location

R/W: Read/Write register

R: Read-only register

N/A: Not applicable

4.1.1 Device Serial Number Registers

A unique serial number is programmed into the serial number registers of each MMA68xx device during manufacturing. The serial number is composed of the following information:

Serial numbers begin at 1 for all produced devices in each lot, and are sequentially assigned. Lot numbers begin at 1 and are sequentially assigned. No lot will contain more devices than can be uniquely identified by the 13-bit serial number. Depending on lot size and quantities, all possible lot numbers and serial numbers may not be assigned.

The serial number registers are included in the OTP shadow register array CRC verification. Reference [Section 4.2.1](#page-20-1) for details regarding the CRC verification. Beyond this, the contents of the serial number registers have no impact on device operation or performance, and are only used for traceability purposes.

4.1.2 Reserved Registers

These reserved registers are read-only and have no impact on device operation or performance.

Table 4. Reserved Registers

4.1.3 Factory Configuration Registers

The factory configuration registers are one time programmable, read only registers which contain customer specific device configuration information that is programmed by NXP.

Table 5. Factory Configuration Registers

Location		Bit								
Address	Register									
\$06	FCTCFG_X	STMAG_X								
\$07	FCTCFG_Y	STMAG_Y								

4.1.3.1 Self-test Magnitude Selection Bits (STMAG_Y, STMAG_X)

The self-test magnitude selection bits indicate if the nominal self-test deflection value is set to the low or high value as shown in the table below. The Self-test Magnitude is selected independently for each axis.

4.1.4 Part Number Register (PN)

The part number register is a one time programmable, read only register which contains two digits of the device part number to identify the axis and range information. The contents of this register have no impact on device operation or performance.

Table 6. Part Number Register

4.1.5 Device Control Register (DEVCTL)

The device control register is a read-write register which contains device control operations that can be applied during both initialization and normal operation.

Table 7. Device Control Register

4.1.5.1 Reset Control (RES_1, RES_0)

A series of three consecutive register write operations to the reset control bits in the DEVCTL register will cause a device reset. To reset the internal digital circuitry, the following register write operations must be performed in the order shown below. The register write operations must be consecutive SPI commands in the order shown or the device will not be reset.

The response to the Register Write returns '0' for RES_1 and RES_0. A Register Read of RES_1 and RES_0 returns '0' and terminates the reset sequence.

4.1.5.2 Reserved Bits (DEVCTL[5:0])

Bits 5 through 0 of the DEVCTL register are reserved. A write to the reserved bits must always be logic '0' for normal device operation and performance.

4.1.6 Device Configuration Register (DEVCFG)

The device configuration register is a read/write register which contains data for general device configuration. The register can be written during initialization but is locked once the ENDINIT bit is set. This register is included in the writable register CRC check. Refer to [Section 4.2.2](#page-20-2) for details.

Table 8. Device Configuration Register

4.1.6.1 Reserved Bits (Reserved)

Bits 6 and 7 of the DEVCFG register are reserved. A write to the reserved bits must always be logic '0' for normal device operation and performance.

4.1.6.2 End of Initialization Bit (ENDINIT)

The ENDINIT bit is a control bit used to indicate that the user has completed all device and system level initialization tests, and that MMA68xx will operate in normal mode. Once the ENDINIT bit is set, writes to all writable register bits are inhibited except for the DEVCTL register. Once written, the ENDINIT bit can only be cleared by a device reset. The writable register CRC check (reference [Section 4.2.2](#page-20-2)) is only enabled when the ENDINIT bit is set.

4.1.6.3 SD Bit

The $\overline{\text{SD}}$ bit determines the format of acceleration data results. If the $\overline{\text{SD}}$ bit is set to a logic '1', unsigned results are transmitted, with the zero-g level represented by a nominal value of 512. If the \overline{SD} bit is cleared, signed results are transmitted, with the zerog level represented by a nominal value of 0.

4.1.6.4 OFMON Bit

The OFMON bit determines if the offset monitor circuit is enabled. If the OFMON bit is set to a logic '1', the offset monitor is enabled. Refer to [Section 4.8.5](#page-33-0) for more information. If the OFMON bit is cleared, the offset monitor is disabled.

4.1.6.5 ARM Configuration Bits (A_CFG[2:0])

The ARM Configuration Bits (A_CFG[2:0]) select the mode of operation for the ARM_X/PCM_X, ARM_Y/PCM_Y pins.

Table 9. Arming Output Configuration

A CFG[2]	A CFG[1]	A CFG[0]	Operating Mode	Output Type	Reference	
		0	Arm Output Disabled	Hi Impedance		
0	0		PCM Output	Digital Output	Section 4.8.9.1	
Ω		Ω	Moving Average Mode	Active High with Pulldown Current	Section 4.8.9.1	
			Moving Average Mode	Active Low with Pullup Current	Section 4.8.9.1	
	Ω	Ω	Count Mode	Active High with Pulldown Current	Section 4.8.9.2	
	0		Count Mode	Active Low with Pullup Current	Section 4.8.9.2	
		Ω	Unfiltered Mode	Active High with Pulldown Current	Section 4.8.9.3	
			Unfiltered Mode	Active Low with Pullup Current	Section 4.8.9.3	

4.1.7 Axis Configuration Registers (DEVCFG_X, DEVCFG_Y)

The Axis configuration registers are read/write registers which contain axis specific configuration information. These registers can be written during initialization, but are locked once the ENDINIT bit is set. These registers are included in the writable register CRC check. Refer to [Section 4.2.2](#page-20-2) for details.

Table 10. Axis Configuration Registers

4.1.7.1 Self-test Control (ST_X, ST_Y)

The ST_X and ST_Y bits enable and disable the self-test circuitry for their respective axes. Self-test circuitry is enabled if a logic '1' is written to ST_X, or ST_Y and the ENDINIT bit has not been set. Enabling the self-test circuitry results in a positive acceleration value on the enabled axis. Self-test deflection values are specified in [Section 3.4](#page-6-0). ST_X and ST_Y are always cleared following internal reset.

When the self-test circuitry is active, the offset cancellation block and the offset monitor status are suspended, and the status bits in the Acceleration Data Request Response will indicate "Self-test Active". Reference [Section 4.8.4](#page-33-1) and [Section 5.2](#page-46-0) for details. When the self-test circuitry is disabled by clearing the ST_X or ST_Y bit, the offset monitor remains disabled until the time t_{STOMB}, specified in [Section 3.5](#page-7-0), expires. However, the status bits in the Acceleration Data Request Response will immediately indicate that self-test has been deactivated.

4.1.7.2 Reserved Bits (Reserved)

Bits 6 through 4 of the DEVCFG_X and DEVCFG_Y registers are reserved. A write to the reserved bits must always be logic '0' for normal device operation and performance.

4.1.7.3 Low-Pass Filter Selection Bits (LPF_X[3:0], LPF_Y[3:0])

The Low Pass Filter selection bits independently select a low-pass filter for each axis as shown in [Table 11.](#page-15-0) Refer to [Section](#page-26-0) [4.8.3](#page-26-0) for details regarding filter configurations.

Table 11. Low Pass Filter Selection Bits

Note: Filter characteristics do not include *g-*cell frequency response.

4.1.8 Arming Configuration Registers (ARMCFGX, ARMCFGY)

The arming configuration registers contain configuration information for the arming function. The values in these registers are only relevant if the arming function is operating in moving average mode, or count mode.

These registers can be written during initialization but are locked once the ENDINIT bit is set. Refer to [Section 4.1.6.2.](#page-13-0) These registers are included in the writable register CRC check. Refer to [Section 4.2.2](#page-20-2) for details.

4.1.8.1 Reserved Bits (Reserved)

Bits 7 through 6 of the ARMCFGX and ARMCFGY registers are reserved. A write to the reserved bits must always be logic '0' for normal device operation and performance.

4.1.8.2 Arming Pulse Stretch (APS_X[1:0], APS_Y[1:0])

The APS_X[1:0] and APS_Y[1:0] bits set the programmable pulse stretch time for the arming outputs. Refer to [Section 4.8.9](#page-36-0) for more details regarding the arming function.

Table 13. Arming Pulse Stretch Definitions

1.Pulse stretch times are derived from the internal oscillator, so the tolerance on this oscillator applies.

4.1.8.3 Arming Window Size (AWS_Xx[1:0], AWS_Yx[1:0])

The AWS_Xx[1:0] and AWS_Yx[1:0] bits have a different function depending on the state of the A_CFG bits in the DEVCFG register.

If the arming function is set to moving average mode, the AWS bits set the number of acceleration samples used for the arming function moving average. The number of samples is set independently for each axis and polarity. If the arming function is set to count mode, the AWS bits set the sample count limit for the arming function. The sample count limit is set independently for each axis.

Refer to [Section 4.8.9](#page-36-0) for more details regarding the arming function.

Table 14. X-axis Positive Arming Window Size Definitions (Moving Average Mode)

Table 15. X-axis Negative Arming Window Size Definitions (Moving Average Mode)

Table 16. Y-axis Positive Arming Window Size Definitions (Moving Average Mode)

Table 17. Y-axis Negative Arming Window Size Definitions (Moving Average Mode)

Table 18. Arming Count Limit Definitions (Count Mode)

Table 19. Arming Count Limit Definitions (Count Mode)

4.1.9 Arming Threshold Registers (ARMT_XP, ARMT_XN, ARMT_YP, ARMT_YN)

These registers contain the X-axis and Y-axis positive and negative thresholds to be used by the arming function. Refer to [Section 4.8.9](#page-36-0) for more details regarding the arming function.

These registers can be written during initialization but are locked once the ENDINIT bit is set. Refer to [Section 4.1.6.2.](#page-13-0) These registers are included in the writable register CRC check. Refer to [Section 4.2.2](#page-20-2) for details.

Table 20. Arming Threshold Registers

The values programmed into the threshold registers are the threshold values used for the arming function as described in [Section 4.8.9](#page-36-0). The threshold registers hold independent unsigned 8-bit values for each axis and polarity. Each threshold increment is equivalent to one output LSB. [Table 21](#page-18-0) shows examples of some threshold register values and the corresponding threshold.

Table 21. Threshold Register Value Examples

Axis Type			Programmed Thresholds		
Range (g)	Sensitivity (g/LSB)	Positive (Decimal)	Negative (Decimal)	Positive Threshold (g)	Negative Threshold (g)
20	0.04097	100	50	4.10	-2.05
20	0.04097	255		10.45	Disabled
50	0.1024	50	20	5.12	-2.05
120	0.24414	20	10	4.88	-2.44

If either the positive or negative threshold for one axis is programmed to \$00, comparisons are disabled for only that polarity. The arming function still operates for the opposite polarity. If both the positive and negative arming thresholds for one axis are programmed to \$00, the Arming function for the associated axis is disabled, and the associated output pin is disabled, regardless of the value of the A CFG bits in the DEVCFG register.

4.1.10 Device Status Register (DEVSTAT)

The device status register is a read-only register. A read of this register clears the status flags affected by transient conditions. Reference [Section 5.5](#page-48-0) for details on the MMA68xx response for each status condition.

Table 22. Device Status Register

4.1.10.1 Unused Bit (UNUSED)

The unused bit has no impact on operation or performance. When read this bit may be '1' or '0'.

4.1.10.2 Internal Data Error Flag (IDE)

The internal data error flag is set if a customer or OTP register data CRC fault or other internal fault is detected as defined in [Section 5.5.5.](#page-50-0) The internal data error flag is cleared by a read of the DEVSTAT register. If the error is associated with a CRC fault in the writable register array, the fault will be re-asserted and will require a device reset to clear. If the error is associated with the data stored in the fuse array, the fault will be re-asserted even after a device reset.

4.1.10.3 Sigma Delta Modulator Over Range Flag (SDOV)

The sigma delta modulator over range flag is set if the sigma delta modulator for either axis becomes saturated. The SDOV flag is cleared by a read of the DEVSTAT register.

4.1.10.4 Device Initialization Flag (DEVINIT)

The device initialization flag is set during the interval between negation of internal reset and completion of internal device initialization. DEVINIT is cleared automatically. The device initialization flag is not affected by a read of the DEVSTAT register.

4.1.10.5 SPI MISO Data Mismatch Error Flag (MISOERR)

The MISO data mismatch flag is set when a MISO Data mismatch fault occurs as specified in [Section 5.5.2.](#page-49-0) The MISOERR flag is cleared by a read of the DEVSTAT register.

4.1.10.6 Offset Monitor Over Range Flags (OFF_X, OFFSET_Y)

The offset monitor over range flags are set if the acceleration signal of the associated axis reaches the specified offset limit. The offset monitor over range flags are cleared by a read of the DEVSTAT register.

4.1.10.7 Device Reset Flag (DEVRES)

The device reset flag is set during device initialization following a device reset. The device reset flag is cleared by a read of the DEVSTAT register.

4.1.11 Count Register (COUNT)

The count register is a read-only register which provides the current value of a free-running 8-bit counter derived from the primary oscillator. A 10-bit pre-scaler divides the primary oscillator frequency by 1024. Thus, the value in the register increases by one count every 128 µs and the counter rolls over every 32.768 ms.

Table 23. Count Register

4.1.12 Offset Correction Value Registers (OFFCORR_X, OFFCORR_Y)

The offset correction value registers are read-only registers which contain the most recent offset correction increment / decrement value from the offset cancellation circuit. The values stored in these registers indicate the amount of offset correction being applied to the SPI output data. The values have a resolution of 1 LSB.

Table 24. Offset Correction Value Register

4.1.13 Reserved Registers (Reserved)

Registers \$1C and \$1D are reserved. A write to the reserved bits must always be logic '0' for normal device operation and performance.

Table 25. Reserved Registers

4.2 Customer Accessible Data Array CRC Verification

4.2.1 OTP Shadow Register Array CRC Verification

The OTP shadow register array is verified for errors using a 3-bit CRC. The CRC verification uses a generator polynomial of $g(x) = X³ + X + 1$, with a seed value = '111'. If a CRC error is detected in the OTP array, the IDE bit is set in the DEVSTAT register.

4.2.2 Writable Register CRC Verification

The writable registers in the data array are verified for errors using a 3-bit CRC. The CRC verification is enabled only when the ENDINIT bit is set in the DEVCFG register. The CRC verification uses a generator polynomial of $g(x) = X^3 + X + 1$, with a seed value = '111'. If a CRC error is detected in the writable register array, the IDE bit is set in the DEVSTAT register.

4.3 Voltage Regulators

Separate internal voltage regulators supply the analog and digital circuitry. External filter capacitors are required, as shown in [Figure 1.](#page-1-0) The voltage regulator module includes voltage monitoring circuitry which indicates a device reset until the external supply and all internal regulated voltages are within predetermined limits. A reference generator provides a stable voltage which is used by the Σ∆ converters.

4.3.1 CREG Failure Detection

The digital supply voltage regulator is designed to be unstable with low capacitance. If the connection to the V_{RFG} capacitor becomes open, the digital supply voltage will oscillate and cause either an undervoltage, or overvoltage failure within one internal sample time. This failure will result in one of the following:

- 1. The DEVRES flag in the DEVSTAT register will be set. MMA68xx will respond to SPI acceleration requests as defined in [Table 30](#page-46-1).
- 2. MMA68xx will be held in RESET and be non-responsive to SPI requests.

4.3.2 CREGA Failure Detection

The analog supply voltage regulator is designed to be unstable with low capacitance. If the connection to the V_{RFGA} capacitor becomes open, the analog supply voltage will oscillate and cause either an undervoltage, or overvoltage failure within one internal sample time. The DEVRES flag in the DEVSTAT register will be set. MMA68xx will respond to SPI acceleration requests as defined in [Table 30](#page-46-1).

Note: This feature is only supported with a V_{CC} supply voltage in the range of 4.75 V to 5.25 V.

4.3.3 V_{SS} and V_{SSA} Ground Loss Monitor

MMA68xx detects the loss of ground connection to either V_{SS} or V_{SSA}. A loss of ground connection to V_{SS} will result in a V_{REG} overvoltage failure. A loss of ground connection to V_{SSA} will result in a V_{REG} undervoltage failure. Both failures result in a device reset.

4.3.4 SPI Initiated Reset

In addition to voltage monitoring, a device reset can be initiated by a specific series of three write operations involving the RES_1 and RES_0 bits in the DEVCTL register. Reference [Section 4.1.5.1](#page-13-1). for details regarding the SPI initiated reset.

4.4 Internal Oscillator

MMA68xx includes a factory trimmed oscillator as specified in [Section 3.6.](#page-8-0)

4.4.1 Oscillator Monitor

The COUNT register in the customer accessible array is a read-only register which provides the current value of a free-running 8-bit counter derived from the primary oscillator. A 10-bit pre-scaler divides the primary oscillator by 1024. Thus, the value in the COUNT register increases by one count every 128 µs, and the register rolls over every 32.768 ms. The SPI master can periodically read the COUNT register, and verify the difference between subsequent register reads against the system time base.

1. The SPI access rates and deviations must be taken into account for this oscillator verification.

4.5 Transducer

The MMA68xx transducer is an overdamped mass-spring-damper system described by the following transfer function:

$$
H(s) = \frac{\omega_n^2}{s^2 + 2 \cdot \xi \cdot \omega_n \cdot s + \omega_n^2}
$$

where:

ζ = Damping Ratio ωn = Natural Frequency = 2∗Π∗*f*ⁿ Reference [Section 3.4](#page-6-0) for transducer parameters.

4.6 Self-test Interface

The self-test interface applies a voltage to the *g-*cell, causing deflection of the proof mass. The self-test interface is controlled through SPI write operations to the DEVCFG_X and DEVCFG_Y registers described in [Section 4.1.7](#page-14-1). The ENDINIT bit in the DEVCFG register must also be low to enable self-test. A diagram of the self-test interface is shown in Figure 10.

Figure 10. Self-test Interface

The raw self-test deflection can be verified against raw self-test limits using the following equations:

 Δ ST_{MINI IMIT} = FLOOR \cdot (Δ ST_{MIN} $)$ · [SENS \cdot (1 – Δ SENS)]

 Δ ST_{MAXLIMIT} = CEIL \cdot (Δ ST_{MAX} $)$ · [SENS \cdot (1 + Δ SENS)]

where:

4.7 Σ∆ **Converters**

Two sigma delta converters provide the interface between the *g-*cell and the DSP. The output of each Σ∆ converter is a data stream at a nominal frequency of 1 MHz.

Figure 11. Σ∆ **Converter Block Diagram**

4.8 Digital Signal Processing Block

A digital signal processing (DSP) block is used to perform signal filtering and compensation operations. A diagram illustrating the signal processing flow is shown in Figure 12.

Figure 12. Signal Chain Diagram

Table 26. MMA68xx Signal Chain Characteristics

	Description	Sample Time (μs)	Data Width Bits	Over Bits	Effective Bits	Rounding Resolution Bits	Typical Block Latency	Reference
A	\overline{SD}						$3.2 \mu s$	Section 4.7
B	SINC Filter	8	14		13		$11.2 \,\mu s$	Section 4.8.2
C	Low Pass Filter	8/16	20	6	10	4	Reference Section 4.8.3	Section 4.8.3
D	Compensation	8/16	20	6	10	4	7.875 us	Section 4.8.6
Е	Interpolation	4/8	20	6	10	4	$t_s/2$	Section 4.8.7
F	Offset Cancellation	256	20	6	10	$\overline{4}$	N/A	Section 4.8.4
G, H	SPI Output	4/8			10		$t_s/2$	
	PCM Output	4/8			9			Section 4.8.10

4.8.1 DSP Clock

The DSP is clocked at 8 MHz, with an effective 6MHz operating frequency. The clock to the DSP is disabled for 1 clock prior to each edge of the Σ∆ modulator clock to minimize noise during data conversion. The bit streams from the two Σ∆ converters are processed through independent data paths within the DSP.

Figure 13. Clock Generation

4.8.2 Decimation Sinc Filter

The serial data stream produced by the Σ∆ converter is decimated and converted to parallel values by a 3rd order 16:1 sinc filter with a decimation factor of 8 or 16, depending on the Low Pass Filter selected.

=

3

Figure 14. Sinc Filter Response, $t_s = 8 \mu s$

4.8.3 Low Pass Filter

Data from the Sinc filter is processed by an infinite impulse response (IIR) low pass filter.

$$
H(z)=\frac{n_0+(n_1\cdot z^{-1})+(n_2\cdot z^{-2})+(n_3\cdot z^{-3})+(n_4\cdot z^{-4})}{d_0+(d_1\cdot z^{-1})+(d_2\cdot z^{-2})+(d_3\cdot z^{-3})+(d_4\cdot z^{-4})}
$$

MMA68xx provides the option for one of twelve low-pass filters. The filter is selected independently for each axis with the LPF_X[3:0] and LPF_Y[3:0] bits in the DEVCFG_X and DEVCFG_Y registers. The filter selection options are listed in [Section 4.1.7.3,](#page-15-1) [Table 11.](#page-15-0) Response parameters for the low-pass filter are specified in [Section 3.4.](#page-6-0) Filter characteristics are illustrated in Figures [15](#page-27-0), [16](#page-28-0), [17](#page-29-0), [18](#page-30-0), [19](#page-31-0) and [20](#page-32-0).

Description	Sample Time (µs)		Filter Coefficients	Group Delay			
	16	n_0	2.08729034056887e-10	d_0	$\mathbf{1}$		
50 Hz LPF		n_1	8.349134489240434e-10	d_1	-3.976249694824219		
		n ₂	1.25237777794924e-09	d ₂	5.929003009577855	26816/f _{osc}	
100 Hz LPF	8	n_3	8.349103355433541e-10	d_3	-3.929255528257727		
		n_4	2.087307211059861e-10	d_4	0.9765022168437554		
		n_0	1.639127731323242e-08	d_0	$\mathbf{1}$		
150 Hz LPF	16	n ₁	6.556510925292969e-08	d_1	-3.928921222686768		
		n ₂	9.834768482194806e-08	d ₂	5.789028996785419	$9024/f_{\text{osc}}$	
300 Hz LPF	8	n_3	6.556510372902331e-08	d_3	-3.791257019240902		
		n_4	1.639128257923422e-08	d_4	0.9311495074496179		
		n_0	5.124509334564209e-08	d_0	$\mathbf{1}$		
200 Hz LPF	16	n ₁	2.049803733825684e-07	d_1	-3.905343055725098		
		n ₂	3.074705789151505e-07	d ₂	5.72004239520561	$6784/f_{\text{osc}}$	
400 Hz LPF	8	n_3	2.049803958150164e-07	d_3	-3.723967810019985		
		n_4	5.124510693742625e-08	d_4	0.9092692903507213		
	16	n_0	2.720393240451813e-06	d_0	$\mathbf{1}$		
200 Hz LPF 3-pole		n_1	8.161179721355438e-06	d_1	-2.931681632995605		
		n ₂	8.161180123840722e-06	d ₂	2.865296718275204	$5632/f_{\text{osc}}$	
400 Hz LPF	8	n_3	2.720393634345496e-06	d_3	-0.9335933215174919		
3-pole		n_4	Ω	d_4	0		
	16	n_0	7.822513580322266e-07	d_0	$\mathbf{1}$		
400 Hz LPF		n_1	3.129005432128906e-06	d_1	-3.811614513397217		
		n ₂	4.693508163398543e-06	d ₂	5.450666051045118	3392/f _{osc}	
800 Hz LPF	8	n_3	3.129005428784364e-06	d_3	–3.465805771100349		
		n_4	7.822513604678875e-07	d_A	0.8267667478030489		
		n_0	1.865386962890625e-06	d_0	$\mathbf{1}$		
500 Hz LPF	16	n_1	7.4615478515625e-06	d_1	-3.765105724334717		
		n ₂	1.119232176112846e-05	d ₂	5.319861050818872	$2688/f_{osc}$	
1000 Hz LPF		n_3	7.4615478515625e-06	d_3	-3.34309015036024		
	8	n_4	1.865386966264658e-06	d_4	0.7883646729233078		

Table 27. Low Pass Filter Coefficients

Note: Low Pass Filter Figures do not include *g*-cell frequency response.

Figure 15. Low-Pass Filter Characteristics: $f_C = 100$ **Hz, Poles = 4,** $t_S = 8 \mu s$

Figure 16. Low-Pass Filter Characteristics: $f_C = 300$ **Hz, Poles = 4,** $t_S = 8 \mu s$

Figure 17. Low-Pass Filter Characteristics: $f_C = 400$ Hz, Poles = 4, $t_S = 8 \mu s$

Figure 18. Low-Pass Filter Characteristics: $f_C = 400$ **Hz, Poles = 3,** $t_S = 8 \mu s$

Figure 19. Low-Pass Filter Characteristics: $f_C = 800$ **Hz, Poles = 4,** $t_S = 8 \mu s$

Figure 20. Low-Pass Filter Characteristics: $f_C = 1000$ **Hz, Poles = 4,** $t_S = 8 \mu s$

4.8.4 Offset Cancellation

MMA68xx provides the option to read offset cancelled acceleration data via the SPI by clearing the OC bit in the SPI command (reference [Section 5.1](#page-45-0)). A block diagram of the offset cancellation is shown in Figure 21, and response parameters are specified in [Section 3.4](#page-6-0) and in [Table 28](#page-33-3).

Figure 21. Offset Cancellation Block Diagram

In normal operation, the offset cancellation circuit computes a 24,576 sample running average of the acceleration data downsampled to 256 µs. The running average is compared against positive and negative thresholds to determine the offset correction value that will be applied to the acceleration data.

During start up, three phases of moving average sizes are used to allow for faster convergence of misuse input signals. Reference [Table 28](#page-33-3) for offset cancellation timing information during startup and normal operation.

Phase	Start Time of Phase (from POR)	Typical Time in Phase (ms)	# of Samples in Phase	Samples Averaged	OFF CORR VALUE Averaging Update Rate (ms)	Period (ms)	Maximum Slew Rate (LSB/s)	Averaging Filter -3dB Frequency (Hz)
Start 1	tоP	524.288	2048	48	2.048	12.288	122.1	36.05
Start 2	$t_{\rm OP}$ + 524.288	524.288	2048	384	16.38	98.304	15.26	4.506
	Start 3 $ t_{OP}$ + 1048.576	524.288	2048	3072	131.1	786.432	1.907	0.5632

Table 28. Offset Cancellation Timing Specifications

When the self-test circuitry is active, the offset cancellation block and the offset monitor block are suspended, and the offset correction value is constant. Once the self-test circuitry is disabled, the offset cancellation block remains suspended for the time t_{ST} _{OMB} to allow the acceleration output to return to its nominal offset.

Normal tOP + 1572.864 — — 24576 1049 6291.456 0.2384 0.07040

4.8.5 Offset Monitor

MMA68xx provides the option for an offset monitor circuit. The offset monitor circuit is enabled when the OFMON bit in the DEVCFG register is programmed to a logic '1'. The output of the offset cancellation circuit is compared against a high and low threshold. If the offset correction value exceeds either the OFFTHR_{POS}, or OFFTHR_{NEG} threshold, an Offset Over Range condition is indicated.

The offset correction value update rate is listed in [Table 28.](#page-33-3) Because the offset monitor uses this value, the offset monitor will also update at this rate. The time to indicate an Offset Over Range is dependent upon the input signal.

The offset monitor status remains frozen during self-test, because the offset monitor is based on the offset cancellation circuit, which is also suspended during self-test. The offset monitor is disabled for 2.1 seconds following reset regardless of the state of the OFMON bit.

4.8.6 Signal Compensation

MMA68xx includes internal OTP and signal processing to compensate for sensitivity error and offset error. This compensation is necessary to achieve the specified parameters in [Section 3.4.](#page-6-0)

4.8.7 Data Interpolation

MMA68xx includes 2 to 1 data interpolation to minimize the system sample jitter. Each result produced by the digital signal processing chain is delayed one half of a sample time, and the interpolated value of successive samples is provided between sample times. This operation is illustrated in [Figure 22](#page-34-1).

Response to SPI acceleration request occurring in this window receives true sample.

Figure 22. Data Interpolation Timing

The effect of this interpolation at the system level is a 50 % reduction in sample jitter. [Figure 23](#page-34-2) shows the resulting output data for an input signal.

4.8.8 Acceleration Data Timing

The MMA68xx SPI uses a request/response protocol, where a SPI transfer is completed through a sequence of 2 phases. Reference [Section 5](#page-44-0) for more details regarding the SPI protocol. In order to provide the most recent acceleration data for each request, MMA68xx latches the associated data for an acceleration request at the falling edge of CS for the acceleration response message (the subsequent SPI transfer). The most recent sample available from the DSP (including interpolation), is latched, providing a maximum latency of 1^* t_S relative to the falling edge of CS.

4.8.9 Arming Function

MMA68xx provides the option for an arming function with 3 modes of operation. The operation of the arming function is selected by the state of the A_CFG bits in the DEVCFG register.

Reference [Section 5.5](#page-48-0) for the operation of the Arming function with exception conditions. Error conditions do not impact prior arming function responses. If an error occurs after an arming activation, the corresponding pulse stretch for the existing arming condition will continue. However, new acceleration reads will not update the arming function regardless of the acceleration value.

4.8.9.1 Arming Function: Moving Average Mode

In moving average mode, the arming function runs a moving average on the offset cancelled output of each acceleration axis. The number of samples used for the moving average (k) is programmable via the AWS_Xx[1:0] and ARM_Yx[1:0] bits in the ARMCFGX and ARMCFGY registers. Reference [Section 4.1.8](#page-15-2) for register details.

$$
ARM_MA_n = (OC_n + OC_{n-1} + ... + OC_{n+1-k})/k
$$

Where n is the current sample.

The sample rate for each axis is determined by the SPI acceleration data sample rate. At the falling edge of CS for an acceleration data SPI response, the moving average for the associated axis is updated with a new sample. Reference Figure 26. The SPI acceleration data sample rate must meet the minimum time between requests ($t_{ACC-REG-X}$) specified in [Section 3.5.](#page-7-0)

The moving average output is compared against positive and negative 8-bit thresholds that are individually programmed for each axis via the ARMT_Xx and ARMT_Yx registers. Reference [Section 4.1.9](#page-18-1) for register details. If the moving average equals or exceeds either threshold, an arming condition is indicated, the ARM_X or ARM_Y output is asserted for the associated axis, and the pulse stretch counter is set as described in [Section 4.8.9.4](#page-39-1).

The ARM X or ARM Y output is de-asserted only when the pulse stretch counter expires. Figure 26 shows the arming output operation for different SPI conditions.

Figure 24. Arming Function Block Diagram - Moving Average Mode

4.8.9.2 Arming Function: Count Mode

In count mode, the arming function compares each input sample against positive and negative thresholds that are individually programmed for each axis via the ARMT_Xx and ARMT_Yx registers. Reference [Section 4.1.9](#page-18-1) for register details. If the sample equals or exceeds either threshold, a sample counter is incremented. If the sample does not exceed either threshold, the sample counter is reset to zero.

The sample rate for each axis is determined by the SPI acceleration data sample rate. At the falling edge of CS for an acceleration data SPI response, a new sample for the associated axis is compared against the thresholds. Reference Figure 26. The SPI acceleration data sample rate must meet the minimum time between requests ($t_{ACC~REG~x}$) specified in [Section 3.5.](#page-7-0)

A sample count limit is programmable via the AWS_Xx[1:0] and AWS_Yx[1:0] bits in the ARMCFGX and ARMCFGY registers. If the sample count reaches the programmable sample count limit, an arming condition is indicated, the ARM_X or ARM_Y output is asserted for the associated axis, and the pulse stretch counter is set as described in [Section 4.8.9.4.](#page-39-1)

The ARM X or ARM Y output is de-asserted only when the pulse stretch counter expires. Figure 26 shows the arming output operation for different SPI conditions.

Figure 26. X and Y Axis Arming Conditions, Moving Average and Count Mode

4.8.9.3 Arming Function: Unfiltered Mode

On the falling edge of \overline{CS} for an acceleration response, the most recent available DSP sample for the requested axis is compared against positive and negative thresholds that are individually programmed for each axis via the ARMT_Xx and ARMT_Yx registers. Reference [Section 4.1.9](#page-18-1) for register details. If the sample equals or exceeds either threshold, an arming condition is indicated.

Once an arming condition is indicated for the X-axis, the ARM $\,X$ output is asserted when \overline{CS} is asserted and the MISO data includes an acceleration response for that axis.

Once an arming condition is indicated for the Y-axis, the ARM_Y output is asserted when \overline{CS} is asserted and the MISO data includes an acceleration response for that axis.

The pulse stretch function is not applied in Unfiltered mode.

[Figure 27](#page-38-1) contains a block diagram of the Arming Function operation in Unfiltered Mode. Figure 28 shows the Arming output operation under the different SPI request conditions.

Figure 28. X and Y Axis Arming Conditions, Unfiltered Mode

4.8.9.4 Arming Pulse Stretch Function

A pulse stretch function can be applied to the arming outputs in moving average mode, or count mode.

If the pulse stretch function is not used (APS_X[1:0] = '00' or APS_Y[1:0] = '00'), the arming output is asserted if and only if an arming condition exists for the associated axis after the most recent evaluated sample. The arming output is de-asserted if and only if an arming condition does not exist for the associated axis after the most recent evaluated sample. If the pulse stretch function is used, (APS_X[1:0] not equal '00' or APS_Y[1:0] not equal '00'), the arming output is controlled only by the value of the pulse stretch timer value. If the pulse stretch timer value is non-zero, the arming output is asserted. If the pulse stretch timer is zero, the arming output is de-asserted. The pulse stretch counter continuously decrements until it reaches zero. The pulse stretch counter is reset to the programmed pulse stretch value if and only if an arming condition exists for the associated axis after the most recent evaluated sample. Reference Figure 26.

The desired pulse stretch time is individually programmable for each axis via the APS_X[1:0] and APS_Y[1:0] bits in the ARMCFG register.

Exception conditions listed in [Section 5.5](#page-48-0) do not impact prior arming function responses. If an exception occurs after an arming activation, the corresponding pulse stretch for the existing arming condition will continue. However, new acceleration reads will not reset the pulse stretch counter regardless of the acceleration value.

4.8.9.5 Arming Pin Output Structure

The arming output pin structure can be set to active high, or active low with the A_CFG bits in the DEVCFG register as described in [Section 4.1.6.5](#page-14-0). The active high and active low pin output structures are shown in [Figure 29.](#page-39-2)

Figure 29. Arming Function - Pin Output Structure

4.8.10 PCM Output Function

MMA68xx provides the option for a PCM output function. The PCM output is enabled by setting the A_CFG bits in the DEVCFG register to the appropriate state as described in [Section 4.1.6.5.](#page-14-0) When the PCM function is enabled, the upper 9 bits of the 10-bit, offset cancelled, output scaled acceleration values are used to generate 8 MHz Pulse Code Modulated signals proportional to the respective acceleration onto the PCM_X and PCM_Y pins. A block diagram of the PCM output is shown in [Figure 30.](#page-40-0)

Exception conditions affect the PCM output as listed in [Section 5.5](#page-48-0).

Figure 30. PCM Output Function Block Diagram

4.9 Serial Peripheral Interface

MMA68xx includes a Serial Peripheral Interface (SPI) to provide access to the configuration registers and digital data. Reference [Section 5](#page-44-0) for details regarding the SPI protocol and available commands.

To maximize independence between the X and Y channels, MMA68xx includes two interface blocks, one for each axis. The X-axis interface block responds only to X-axis acceleration requests, or even addressed register commands. The Y-axis interface block responds only to Y-axis acceleration requests, or odd addressed register commands. To the SPI master, MMA68xx operates as a single device. The internal independent blocks are transparent.

Each SPI block has an independent shift register. Once a message is received (rising edge of \overline{CS}), the contents of the two shift registers are compared. If the contents do not match, the Y-axis SPI block will not respond, and the X-axis SPI block will respond with a SPI Error as shown in [Table 30](#page-46-1). If the contents match, each SPI block decodes the message, and the appropriate block enables MISO for a response during the next SPI message.

[Figure 31](#page-41-0) shows an internal diagram of the MMA68xx SPI.

Figure 31. SPI Diagram

4.10 Device Initialization

Following powerup, undervoltage reset, or a SPI reset command sequence, MMA68xx proceeds through an internal initialization process as shown below. [Figure 32](#page-42-0) also shows the MMA68xx performance for an example external system level initialization procedure.

Notes:1) X-axis and Y-axis Self-test can be enabled and evaluated simultaneously to reduce test time. For failure mode coverage of the arming pins and of potential common axis failures, NXP recommends independent self-test activation.
2) t_{STRISE} and t_{STFALL} are dependent on the selected LPF group delay.

Figure 32. Initialization Process

MMA68xx

4.11 Overload Response

4.11.1 Overload Performance

MMA68xx is designed to operate within a specified range. Acceleration beyond that range (overload) impacts the output of the sensor. Acceleration beyond the range of the device can generate a DC shift at the output of the device that is dependent upon the overload frequency and amplitude. The MMA68xx *g*-cell is overdamped, providing the optimal design for overload performance. However, the performance of the device during an overload condition is affected by many other parameters, including:

- *g*-cell damping
- Non-linearity
- Clipping limits
- **Symmetry**

[Figure 33](#page-43-0) shows the *g-*cell, ADC and output clipping of MMA68xx over frequency. The relevant parameters are specified in [Section 3.1,](#page-4-0) and [Section 3.6.](#page-8-0)

Figure 33. Output Clipping Vs. Frequency

4.11.2 Sigma Delta Over Range Response

Over range conditions exist when the signal level is beyond the full-scale range of the device but within the computational limits of the DSP. The Σ∆ converter can saturate at levels above those specified in [Section 3.1](#page-4-0) (G_{ADC_CLIP}). The DSP operates predictably under all cases of over range, although the signal may include residual high frequency components for some time after returning to the normal range of operation due to non-linear effects of the sensor.

5 SPI Communications

Communication with MMA68xx is completed through synchronous serial transfers via SPI. MMA68xx is a slave device configured for CPOL = 0, CPHA = 0, MSB first. SPI transfers are completed through a sequence of two phases. During the first phase, the type of transfer and associated control information is transmitted from the SPI master to MMA68xx. Data from MMA68xx is transmitted during the second phase. Any activity on MOSI or SCLK is ignored when CS is negated. Consequently, intermediate transfers involving other SPI devices may occur between phase one and phase two. Reference Figure 34.

Figure 34. SPI Transfer Detail

5.1 SPI Command Format

Commands are transferred from the SPI master to MMA68xx. Valid commands fall into two categories: register operations, and acceleration data requests.

Table 29. SPI Command Message Summary

5.2 SPI Response Format

Table 30. SPI Response Message Summary

5.3 Acceleration Data Transfers

Acceleration data requests are initiated when the Acceleration bit of the SPI command message (A) is set to a logic '1'. The Axis Selection bit (AX) and the Offset Cancellation Selection bit (OC) of the command message select the type of acceleration data requested, as shown in [Table 31](#page-47-2).

Table 31. Acceleration Data Request

To verify that MMA68xx is configured as expected, each acceleration data request includes the configuration information that impacts the output data. The requested configuration is compared against the data programmed in the writable register array. Details are shown in [Table 32.](#page-47-3)

Table 32. Acceleration Data Request Configuration Information

If the data listed in [Table 32](#page-47-3) does not does not match, an Acceleration Data Request Mismatch failure is detected and no acceleration data is transmitted. Reference [Section 5.5.3.1.](#page-49-2)

Acceleration data request commands include a parity bit (P). Odd parity is employed. The number of logic '1' bits in the acceleration data request command must be an odd number.

Acceleration data is transmitted on the next SPI message if and only if all of the following conditions are met:

- The DEVINIT bit in the DEVSTAT register is not set
- The DEVRES bit in the DEVSTAT register is not set
- The IDE bit in the DEVSTAT register is not set (Reference [Section 5.5.5\)](#page-50-0)
- No SPI Error is detected (Reference [Section 5.5.1\)](#page-49-1)
- No MISO Error is detected (Reference [Section 5.5.2](#page-49-0))
- No Acceleration Data Request Mismatch failure is detected (Reference [Section 5.5.3.1\)](#page-49-2)
- No Self-test Error is present (reference [Section 5.5.5.2\)](#page-50-1)

If the above conditions are met, MMA68xx responds with a "valid acceleration data request" response as shown in [Table 30.](#page-46-1) Otherwise, MMA68xx responds as specified in [Section 5.5](#page-48-0).

5.4 Register Access Operations

Two types of register access operations are supported; register write, and register read. Register access operations are initiated when the acceleration bit (A) of the command message is set to a logic '0'. The operation to be performed is indicated by the Access Selection bit (AX) of the command message.

Register Access operations include a parity bit (P). Odd parity is employed. The number of logic '1' bits in the Register Access operation must be an odd number.

5.4.1 Register Write Request

During a register write request, bits 12 through 8 contain a 5-bit address, and bits 7 through 0 contain the data value to be written. Writable registers are defined in [Table 3](#page-10-0).

The response to a register write operation is shown in [Table 30](#page-46-1). The response is transmitted on the next SPI message if and only if all of the following conditions are met:

- No SPI Error is detected (Reference [Section 5.5.1\)](#page-49-1)
- No MISO Error is detected (Reference [Section 5.5.2](#page-49-0))
- The ENDINIT bit is cleared (Reference [Section 4.1.6.2](#page-13-0))
	- This applies to all registers with the exception of the DEVCTL register
- No Invalid Register Request is detected (Reference [Section 5.5.3.2](#page-50-2))

If the above conditions are met, MMA68xx responds to the register write request as shown in [Table 30](#page-46-1). Otherwise, MMA68xx Responds as specified in [Section 5.5.](#page-48-0)

Register write operations do not occur internally until the transfer during which they are requested has been completed. In the event that a SPI Error is detected during a register write transfer, the write operation is not completed.

5.4.2 Register Read Request

During a register read request, bits 12 through 8 contain the 5-bit address for the register to be read. Bits 7 through 0 must be logic '0'. Readable registers are defined in [Table 3](#page-10-0).

The response to a register read operation is shown in [Table 30.](#page-46-1) The response is transmitted on the next SPI message if and only if all of the following conditions are met:

- No SPI Error is detected (Reference [Section 5.5.1\)](#page-49-1)
- No MISO Error is detected (Reference [Section 5.5.2](#page-49-0))
- No Invalid Register Request is detected (Reference [Section 5.5.3.2](#page-50-2))

If the above conditions are met, MMA68xx responds to the register read request as shown in [Table 30](#page-46-1). Otherwise, MMA68xx responds as specified in [Section 5.5](#page-48-0).

5.5 Exception Handling

The following sections describe the conditions for each detectable exception, and the MMA68xx response for each exception. In the event that multiple exceptions exist, the exception response is determined by the priority listed in [Table 33](#page-48-3).

Table 33. SPI Error Response Priority

5.5.1 SPI Error

The following SPI conditions result in a SPI error:

- SCLK is high when \overline{CS} is asserted the number of SCLK rising edges detected while \overline{CS} is asserted is not equal to 16
- SCLK is high when \overline{CS} is negated
- Command message parity error (MOSI)
- Bit 15 of Acceleration Data Request is not equal to '0'
- Bits 3 through 11 of an Acceleration Request are not equal to '0'
- Bits 0 through 7 of a Register Read Request are not equal to '0'

MMA68xx responds to a SPI error with a "SPI Error" response as shown in [Table 30](#page-46-1). This applies to both acceleration data request SPI errors, and Register Access SPI errors.

The arming function will not be updated if a SPI Error is detected. The PCM output is not affected by a SPI Error.

5.5.2 SPI Data Output Verification Error

MMA68xx includes a function to verify the integrity of the data output to the MISO pin. The function reads the data transmitted on the MISO pin and compares it against the data intended to be transmitted. If any one bit doesn't match, a SPI MISO Mismatch Fault is detected and the MISOERR flag in the DEVSTAT register is set.

If a valid SPI acceleration request message is received during the SPI transfer with the MISO mismatch failure, the SPI acceleration request message is ignored and MMA68xx responds with a "MISO Error" response during the subsequent SPI message (reference [Table 30\)](#page-46-1). The Arming function is not updated if a MISO mismatch failure occurs. The PCM function is not affected by the MISO mismatch failure.

If a valid SPI register write request message is received during the SPI transfer with the MISO mismatch failure, the register write is completed as requested, but MMA68xx responds with a "MISO Error" response as shown in [Table 30](#page-46-1), during the subsequent SPI message.

If a valid SPI register read request message is received during the SPI transfer with the MISO mismatch failure, the register read is ignored and MMA68xx responds with a "MISO Error" response as shown in [Table 30](#page-46-1), during the subsequent SPI message. If the register read request is for the DEVSTAT register, the DEVSTAT register will not be cleared.

In all cases, the MISOERR flag in the DEVSTAT register will remain set until a successful SPI Register Read Request of the DEVSTAT register is completed.

5.5.3 Invalid Requests

5.5.3.1 Acceleration Data Request Mismatch Failure

MMA68xx detects an "Acceleration Data Request Mismatch" error if the SPI "Acceleration Data Request" Command data listed in [Table 32](#page-47-3) does not match the internal register settings. MMA68xx responds to an "Acceleration Data Request Mismatch" error with an "Invalid Accel Request" response as specified in [Table 30](#page-46-1) on the subsequent SPI message only. No internal fault is recorded. The arming function will not be updated if an "Acceleration Data Request Mismatch" Error is detected. The PCM output is not affected by the "Acceleration Data Request Mismatch" error.

Register operations will be executed as specified in [Section 5.4.](#page-47-0)

5.5.3.2 Invalid Register Request

The following conditions result in an "Invalid Register Request" error:

- An attempt is made to write to an un-writable register (Writable registers are defined in [Section 4.1,](#page-10-1) [Table 3](#page-10-0)).
	- An attempt is made to write to a register while the ENDINIT bit in the DEVCFG register is set
		- This applies to all registers with the exception of the DEVCTL register
- An attempt is made to read an un-readable register (Readable registers are defined in [Section 4.1](#page-10-1), [Table 3](#page-10-0)).

MMA68xx responds to an "Invalid Register Request" error with an "Invalid Register Request" response as shown in [Table 30](#page-46-1).

5.5.4 Device Reset Indications

If the DEVINIT, or DEVRES bit is set in the DEVSTAT register as described in [Section 4.1.10,](#page-18-2) MMA68xx will respond to acceleration data requests with an "Internal Error Present" response until the bits are cleared in the DEVSTAT register. The DEVINIT bit is cleared automatically when device initialization is complete (Reference $t_{\rm OP}$ in [Section 3.6\)](#page-8-0). The DEVRES bit is cleared on a read of the DEVSTAT register. The arming function will not be updated on Acceleration Data Request commands if the DEVINIT or DEVRES bit is set in the DEVSTAT register. The PCM output is disabled if the DEVINIT or DEVRES bit is set.

5.5.5 Internal Error

The following errors will result in an internal error, and set the IDE bit in the DEVSTAT register:

- OTP CRC Failure
- Writable Register CRC Failure
- Self-test Error
- Invalid internal logic states

5.5.5.1 CRC Error

If the IDE bit is set in the DEVSTAT register due to an OTP Shadow Register or Writable Register CRC failure as described in [Section 4.2,](#page-20-0) MMA68xx will respond to acceleration data requests with an "Internal Error Present" response until the IDE bit is cleared in the DEVSTAT register. The arming function will not be updated on Acceleration Data Request commands if a CRC Error is detected. The PCM output is not affected by the CRC error.

If the CRC error is in the writable register array, and the ENDINIT bit in the DEVCFG register has been set, the error can only be cleared by a device reset. The IDE bit will not be cleared on a read of the DEVSTAT register.

If the CRC error is in the OTP shadow register array, the error cannot be cleared.

Register operations will be executed as specified in [Section 5.4.](#page-47-0)

5.5.5.2 Self-test Error

If the IDE bit is set in the DEVSTAT register due to a Self-test activation failure, MMA68xx will respond to acceleration data requests with a "Self-test Error" response until the IDE bit is cleared in the DEVSTAT register. The arming function will not be updated on Acceleration Data Request commands if a Self-test Error is detected. The PCM output is not affected by the Self test Error. The IDE bit in the DEVSTAT register will remain set until a read of the DEVSTAT register occurs, even if the internal failure is removed. If the internal error is still present when the DEVSTAT register is read, the IDE bit will remain set.

Register operations will be executed as specified in [Section 5.4.](#page-47-0)

5.5.6 Offset Monitor Over Range

If an offset monitor over range is present as described in [Section 4.8.5](#page-33-0), MMA68xx will respond to an acceleration request for the corresponding axis with a "Valid Acceleration Data Request" response, but the Status bits (S[1:0]) will be set to '10'. The arming function will be updated on Acceleration Data Request commands even if an Offset Monitor Over Range is detected. Once the over range condition is removed, MMA68xx will respond to acceleration requests with a "Valid Acceleration Data Request" response with the Status bits (S[1:0]) set to '10' on the next SPI transfer, and a "Valid Acceleration Data Request" response with normal status on subsequent SPI transfers. The OFFSET_X or OFFSET_Y bit in the DEVSTAT register will remain set until a read of the DEVSTAT register occurs.

The PCM output is not affected by the offset monitor over range condition.

Register operations will be executed as specified in [Section 5.4.](#page-47-0)

5.5.7 Σ∆ **Over Range**

If a Σ∆ Over Range failure is present as described in [Section 4.11.2](#page-43-1), MMA68xx will respond to acceleration data requests with a "Valid Acceleration Data Request" response, but the Status bits (S[1:0]) will be set to '10'. The arming function will be updated on Acceleration Data Request commands even if a Σ∆ Over Range is detected. Once the over range condition is removed, MMA68xx will respond to acceleration requests with a "Valid Acceleration Data Request" response with the Status bits (S[1:0]) set to '10' on the next SPI transfer, and a "Valid Acceleration Data Request" response with normal status on subsequent SPI transfers. The SDOV bit in the DEVSTAT register will remain set until a read of the DEVSTAT register occurs.

The PCM output is not affected by the Σ∆ over range condition.

Register operations will be executed as specified in [Section 5.4.](#page-47-0)

5.6 Initialization SPI Response

The first data transmitted by MMA68xx following reset is the SPI Error response shown in [Table 30](#page-46-1). This ensures that an unexpected reset will always be detectable. MMA68xx will respond to all acceleration data requests with the "Invalid Acceleration Data Request" response until the DEVRES bit in the DEVSTAT register is cleared via a read of the DEVSTAT register. The arming function will not be updated on Acceleration Data Request commands until the DEVRES bit in the DEVSTAT register is cleared.

5.7 Acceleration Data Representation

Acceleration values are determined from the 10-bit digital output (DV) using the following equations:

The linear range of digital values for signed data is –480 to +480, and for unsigned data is 32 to 992. Resulting ranges and some nominal acceleration values are shown in the following table.

Table 34. Nominal Acceleration Data Values

[Figure 36](#page-52-0) shows the how the possible output data codes are determined from the input data and the error sources. The relevant parameters are specified in [Section 3.4.](#page-6-0)

Figure 36. Acceleration Data Output Vs. Acceleration Input

6 Package

6.1 Case Outline Drawing

Reference NXP case outline document 98ASA00690D.

[http://cache.nxp.com/assets/documents/data/en/package-information/98ASA00690D.pdf](http://cache.nxp.com/assets/documents/data/en/package-information/98ASA00690D.pdf?fsrch=1&sr=1&pageNum=1)

6.2 Recommended Footprint

Reference NXP application note AN1902, latest revision:

[http://www.nxp.com/assets/documents/data/en/application-notes/AN1902.pdf](http://www.nxp.com/assets/documents/data/en/application-notes/AN1902.pdf?fsrch=1&sr=1&pageNum=1)

7 Revision History

Table 35. Revision History

How to Reach Us:

Home Page: [NXP.com](http://www.nxp.com/)

Web Support: <http://www.nxp.com/support>

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no expressed or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation, consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by the customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address:

[http://www.nxp.com/terms-of-use.html.](http://www.nxp.com/terms-of-use.html)

NXP, the NXP logo, Freescale, the Freescale logo, SafeAssure, and the SafeAssure logo, are trademarks of NXP B.V. All other product or service names are the property of their respective owners. All rights reserved. © 2017 NXP B.V.

