







ISO1176T SLLSE28H - OCTOBER 2010 - REVISED AUGUST 2023

ISO1176T Isolated Profibus RS-485 Transceiver with Integrated Transformer Driver

1 Features

- Meets or Exceeds the Requirements of EN 50170 and TIA/EIA-485-A
- Signaling Rates up to 40 Mbps
- Easy Isolated Power Design with Integrated **Transformer Driver**
- Typical Efficiency > 60% (I_{I OAD} = 100 mA) see **SLUU471**
- Differential Output exceeds 2.1 V (54-Ω Load)
- Low Bus Capacitance 10 pF (Maximum)
- Fail-safe Receiver for Bus Open, Short, or Idle
- 50-kV/µs Typical Transient Immunity
- Safety and Regulatory Approvals
 - 4242 V_{PK} Basic Insulation per DIN EN IEC 60747-17 (VDE 0884-17)
 - 2500 V_{RMS} Isolation for 1 minute per UL 1577
 - CSA 60950-1 and CSA 61010-1 Standards

2 Applications

- Profibus®
- **Factory Automation**
- **Networked Sensors**
- Motor/motion Control
- **HVAC** and Building Automation Networks
- **Networked Security Stations**

3 Description

The ISO1176T is an isolated differential transceiver with integrated oscillator outputs that provide the primary voltage for an isolation transformer. The device is ideal for long transmission lines because the ground loop is broken to allow the device to operate with a much larger common-mode voltage range.

The symmetrical isolation barrier of each device is tested to provide 4242V_{PK} of isolation per VDE for 60 seconds between the line transceiver and the logiclevel interface.

The galvanically isolated differential bus transceiver is an integrated circuit designed for bi-directional data communication on multipoint bus-transmission lines. The transceiver combines a galvanically isolated differential line driver and differential input line receiver. The driver has an active-high enable with isolated enable-state output on the ISODE pin (pin 10) to facilitate direction control. The driver differential outputs and the receiver differential inputs connect internally to form a differential input/output (I/O) bus port that is designed to offer minimum loading to the bus whenever the driver is disabled or $V_{CC2} = 0$.


Any cabled I/O can be subjected to electrical noise transients from various sources. These noise transients can cause damage to the transceiver and/or near-by sensitive circuitry if they are of sufficient magnitude and duration. The ISO1176T can significantly reduce the risk of data corruption and damage to expensive control circuits.

The device is characterized for operation over the ambient temperature range of -40°C to 85°C.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
ISO1176T	SOIC (16)	10.30 mm × 7.50 mm

For all available packages, see the orderable addendum at the end of the datasheet.



Typical Application



Table of Contents

1 Features	1	6.16 Insulation Characteristics Curves	13
2 Applications	1	6.17 Typical Characteristics	
3 Description		7 Parameter Measurement Information	
4 Revision History		8 Detailed Description	
5 Pin Configuration and Functions		8.1 Overview	
Pin Functions	4	8.2 Functional Block Diagram	
6 Specifications		8.3 Device Functional Modes	
6.1 Absolute Maximum Ratings		9 Application and Implementation	
6.2 ESD Ratings		9.1 Application Information	
6.3 Recommended Operating Conditions		9.2 Typical Application	
6.4 Thermal Information		10 Power Supply Recommendations	
6.5 Power Ratings		11 Layout	
6.6 Insulation Specifications		11.1 Layout Guidelines	
6.7 Safety-Related Certifications		11.2 Layout Example	
6.8 Safety Limiting Values		12 Device and Documentation Support	
6.9 Electrical Characteristics: ISODE-Pin		12.1 Documentation Support	
6.10 Electrical Characteristics: Driver	<mark>9</mark>	12.2 Community Resources	
6.11 Electrical Characteristics: Receiver	9	12.3 Trademarks	32
6.12 Supply Current	11	12.4 Electrostatic Discharge Caution	32
6.13 Transformer Driver Characteristics	11	12.5 Glossary	32
6.14 Switching Characteristics: Driver	12	13 Mechanical, Packaging, and Orderable	
6.15 Switching Characteristics: Receiver	12	Information	32
accurate system-level thermal calculations.		ues, and Thermal Derating Curves to provide match device performance	<mark>7</mark>
Changes from Revision F (October 2012) to	Revision	G (October 2015)	Page
Functional Modes, Application and Impleme section, Device and Documentation Suppor section	entation se t section,	Ratings table, Feature Description section, Detection, Power Supply Recommendations section and Mechanical, Packaging, and Orderable Info	n, Layout ormation
Changes from Revision E (August 2011) to Changed From "ISO1176T Reference Designation of the change			
Changea From 100 From Notorones 2001		F (October 2012) 71" To: "ISO1176T Reference Design SLUU471	1 Page
Changes from Revision D (May 2011) to Rev	gn SLLU4 vision E (71" To: "ISO1176T Reference Design SLUU471 August 2011)	Page
Changes from Revision D (May 2011) to Rev Deleted the MIN and MAX values for t _{r_D} , t _f Characteristics table	gn SLLU4 vision E (a _D and t _{BB}	71" To: "ISO1176T Reference Design SLUU471 August 2011) M specifications in the Transformer Driver	Page "32 Page
 Changes from Revision D (May 2011) to Revision D (May 2011	rision E (a on SLLU4 on E (a on B on A on A	71" To: "ISO1176T Reference Design SLUU471 August 2011) M specifications in the Transformer Driver	Page "32 Page11 ation in
 Changes from Revision D (May 2011) to Revision D eleted the MIN and MAX values for t_{r_D}, t_f Characteristics table	yision E (a _D and t _{BB} /, and cha	71" To: "ISO1176T Reference Design SLUU471 August 2011) M specifications in the Transformer Driver nged TYP value from 230 to 350 for f _{St} specifications	Page "32 Page11 ation in11



Copyright © 2023 Texas Instruments Incorporated



5 Pin Configuration and Functions




Figure 5-1. DW Package 16-Pin SOIC Top View

Pin Functions

	PIN	I/O	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
A	12	I/O	Non-inverting Driver Output / Receiver Input
В	13	I/O	Inverting Driver Output / Receiver Input
D	8	I	Driver Input
D1	1 O Transformer Driver Terminal 1, Open Drain Output		Transformer Driver Terminal 1, Open Drain Output
D2	2	0	Transformer Driver Terminal 2, Open Drain Output
DE	7	I	Driver Enable Input
GND1	3	_	Logic-side Ground
GND2	9, 11, 14, 15	_	Bus-side Ground. All pins are internally connected.
ISODE	10	0	Bus-side Driver Enable Output Status
R	5	0	Receiver Output
RE	6	I	Receiver Enable Input. This pin has complementary logic.
V _{CC1}	4	_	Logic-side Power Supply
V _{CC2}	16	_	Bus-side Power Supply

Submit Document Feedback



6 Specifications

6.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V _{CC}	Supply voltage ⁽²⁾	V _{CC1} , V _{CC2}	-0.5	6	V
V	Voltage at any bus I/O terminal		-9	14	V
$\frac{V_O}{V_I}$	Voltage at D1, D2			14	V
VI	Voltage input	D, DE or RE	-0.5	6	V
Io	Receiver output current	Receiver output current	-10	10	mA
I _{D1} , I _{D2}	, I _{D2} Transformer Driver Output Current			450	mA
TJ	Junction temperature			150	°C
T _{stg}	Storage temperature		-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
	Human body model (HBM), per ANSI/ ESDA/JEDEC JS-001 ⁽¹⁾	Bus pins and GND1	±6000	V
		Bus pins and GND2	±10000	V
		All pins	±4000	V
V _(ESD) Electros tatic Discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾		±1500	V
	Machine model (MM), ANSI/ ESDS5.2-1996		±200	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

			MIN	NOM MAX	UNIT
V _{CC}	Logic-side supply voltage, V _{CC1} (with respect to GND1)		3	5.5	V
V _{CC}	Bus-side supply voltage, V _{CC2} (with respect to GND2)		4.75	5.25	V
V _{CM}	Voltage at either bus I/O terminal	A or B	-7	12	V
V _{IH}	High-level input voltage	PV, RE	2	5.5	V
V _{IH}	High-level input voltage	D, DE	0.7*V _{CC1}		V
V _{IL}	Low-level input voltage	PV, RE	0	0.8	V
V _{IL}	Low-level input voltage	D, DE		0.3*Vcc	V
V_{ID}	Differential input voltage	A with respect to B	-12	12	V
Io	Output current	Driver	-70	70	mA
Io	Output current	Receiver	-8	8	mA
T _A	Ambient temperature		-40	85	°C

⁽²⁾ All voltage values except differential I/O bus voltages are with respect to the referenced network ground terminal and are peak voltage values.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

SLLSE28H - OCTOBER 2010 - REVISED AUGUST 2023



		MIN	NOM	MAX	UNIT
1 / t _{UI}	Signaling Rate			40	Mbps



6.4 Thermal Information

		ISO1176T	
	THERMAL METRIC(1)	DW (SOIC)	UNIT
		16 PINS	
R _{0JA}	Junction-to-ambient thermal resistance	76	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	37.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	44.6	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	13.9	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	37.9	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	-	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the no.

6.5 Power Ratings

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
P _D Maximum power dissipation (both sides)	$V_{\rm CC1}$ = $V_{\rm CC2}$ = 5.25 V, $T_{\rm J}$ = 150°C, $C_{\rm L}$ = 15 pF, Input at 20 MHz 50% duty cycle square wave			719	mW

6.6 Insulation Specifications

	DADAMETED	TEST CONDITIONS	VALUE	UNIT	
	PARAMETER	TEST CONDITIONS	DW-16	UNII	
CLR	External clearance ⁽¹⁾	Shortest terminal-to-terminal distance through air	8	mm	
CPG	External creepage ⁽¹⁾	Shortest terminal-to-terminal distance across the package surface	8	mm	
DTI	Distance through the insulation	Minimum internal gap (internal clearance)	8	um	
CTI	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	>400	V	
	Material group	According to IEC 60664-1	II		
	Overvoltage estagen, per IEC 60664.1	Rated mains voltage ≤ 150 V _{RMS}	I-IV		
	Overvoltage category per IEC 60664-1	Rated mains voltage ≤ 300 V _{RMS}	1-111		
DIN EN	IEC 60747-17 (VDE 0884-17) (2)				
V _{IORM}	Maximum repetitive peak isolation voltage	AC voltage (bipolar)	566	V _{PK}	
V_{IOTM}	Maximum transient isolation voltage	V _{TEST} = V _{IOTM} , t = 60 s (qualification); V _{TEST} = 1.2 x V _{IOTM} , t= 1 s (100% production)	4242	V _{PK}	
q_{pd}	Apparent charge ⁽³⁾	Method b; At routine test (100% production) $V_{ini} = 1.2 \times V_{IOTM}$, $t_{ini} = 1 \text{ s}$; $V_{pd(m)} = 1.5 \times V_{IORM}$, $t_m = 1 \text{ s}$	≤5	pC	
C _{IO}	Barrier capacitance, input to output ⁽⁴⁾	V _{IO} = 0.4 x sin (2πft), f = 1 MHz	2	pF	
Cı	Input capacitance to ground	$V_1 = VCC/2 + 0.4 \times \sin(2\pi ft), f = 1 \text{ MHz}, VCC = 5 \text{ V}$	2	pF	
В	Isolation resistance ⁽⁴⁾	V _{IO} = 500 V, T _A = 25°C	>10 ¹²	Ω	
R _{IO}	Isolation resistance(4)	V _{IO} = 500 V, T _S = 150°C	>10 ⁹	Ω	
	Pollution degree		2		
	Climatic category		40/085/21		
UL 1577	,				
V _{ISO}	Maximum withstanding isolation voltage	$V_{TEST} = V_{ISO}$, t = 60 s (qualification), $V_{TEST} = 1.2 \text{ x } V_{ISO}$, t = 1 s (100% production)	2500	V _{RMS}	

⁽¹⁾ Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of



the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves and/or ribs on a printed-circuit board are used to help increase these specifications.

- (2) This coupler is suitable for *basic electrical insulation* only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.
- (3) Apparent charge is electrical discharge caused by a partial discharge (pd).
- (4) All pins on each side of the barrier tied together creating a two-terminal device.

6.7 Safety-Related Certifications

VDE	CSA	UL
Certified according to DIN EN IEC 60747-17 (VDE 0884-17)	Certified according to IEC 60950-1 and IEC 61010-1	Certified according to UL 1577 Component Recognition Program
Basic Insulation Maximum Transient Isolation Voltage, 4242 V _{PK} Maximum Surge Isolation Voltage, 4000 V _{PK} Maximum repetitive peak isolation Voltage, 566 V _{PK}	$3000~V_{RMS}$ Isolation Rating; Reinforced insulation per CSA 61010-1 and IEC 61010-1 150 V_{RMS} working voltage; Basic insulation per CSA 61010-1 and IEC 61010-1 600 V_{RMS} working voltage; Basic insulation per CSA 60950-1 and IEC 60950-1 760 V_{RMS} working voltage	Single protection, 2500 V _{RMS}
Certificate number: 40047657	Master contract number: 220991	File number: E181974

6.8 Safety Limiting Values

Safety limiting⁽¹⁾ intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DW-16 PACKAGE						
Is	Safety input, output, or supply current	$R_{\theta JA} = 76$ °C/W, $V_I = 5.5$ V, $T_J = 150$ °C, $T_A = 25$ °C,			299	mA
Ts	Maximum safety temperature				150	°C

(1) The maximum safety temperature, T_S, has the same value as the maximum junction temperature, T_J, specified for the device. The I_S and P_S parameters represent the safety current and safety power respectively. The maximum limits of I_S and P_S should not be exceeded. These limits vary with the ambient temperature, T_A.

The junction-to-air thermal resistance, R_{BJA}, in the table is that of a device installed on a high-K test board for leaded surface-mount packages. Use these equations to calculate the value for each parameter:

 $T_J = T_A + R_{\theta JA} \times P$, where P is the power dissipated in the device.

 $T_{J(max)} = T_S = T_A + R_{\theta JA} \times P_S$, where $T_{J(max)}$ is the maximum allowed junction temperature.

 $P_S = I_S \times V_I$, where V_I is the maximum input voltage.

6.9 Electrical Characteristics: ISODE-Pin

All typical specs are at V_{CC1}=3.3V, V_{CC2}=5V, T_A=27°C, (Min/Max specs are over recommended operating conditions unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{OH}	High level output voltage	$I_{OH} = -8 \text{ mA}$	$V_{CC2} - 0.8$	4.6		V
	High-level output voltage	I _{OH} = -20 μA	V _{CC2} – 0.1	5		V
V	Low lovel output voltage	$I_{OL} = -8 \text{ mA}$		0.2	0.4	V
V _{OL}	Low-level output voltage	$I_{OL} = -20 \mu A$		0	0.1	V

Product Folder Links: ISO1176T

ionin Boodinon Foodback

6.10 Electrical Characteristics: Driver

All typical specs are at V_{CC1} =3.3V, V_{CC2} =5V, T_A =27°C, (Min/Max specs are over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
V _{OD}	Open-circuit differential output voltage	V _A -V _B , Figure 9	1.5	V _{CC2}	V
	Steady state differential output voltage magnitude	See Figure 10 and Figure 14	2.1		V
V _{OD(SS)}	Steady state differential output voltage magnitude	Common mode loading with V _{test} from -7V to 12V, See figure 10	2.1		V
$\Delta V_{ODSS} $	Change in differential output voltage between two states	R _L = 54 ohms, See Figure 12 and Figure 13	-200	200	mV
V _{OC(SS)}	Steady state common-mode output voltage	R _L = 54 ohms, See Figure 12 and Figure 13	2	3	V
$\Delta V_{OC(SS)}$	change in steady-state common-mode output voltage between two states	R _L = 54 ohms, See Figure 12 and Figure 13	-200	200	mV
V _{OC(PP)}	Peak-to-peak common-mode output voltage	R _L = 54 ohms, See Figure 12 and Figure 13	0.5		V
V _{OD(RING)}	Differential output voltage over and undershoot	See Figure 14 and Figure 17		10	%V _{OD(PP)}
I _I	Input current	D, DE at 0 V or V _{CC1}	-10	10	μA
I _{O(OFF)}	Output current with power off	Vcc ₂ = 0 V	See receiver input curre	nt	μA
I _{OZ}	High-impedance state output current	DE at 0 V	See receiver input curre	nt	μA
I _{OS(P)}	Peak short circuit output current	DE at V_{CC} , See Figure 15 and Figure 16: V_{OS} = -7 to 12 V	-250	250	mA
	Steady state short-circuit output	DE at V_{CC} , See Figure 15 and Figure 16: V_{OS} = 12 V, D at GND1		150	mA
los(ss) current		DE at V_{CC} , See Figure 15 and Figure 16: V_{OS} = -7 V, D at V_{CC1}	-150		mA
C _{OD}	Differential output capacitance		7	18.8	pF
CMTI	Common-mode transient immunity	See Figure 27	25		kV/µs

6.11 Electrical Characteristics: Receiver

All typical specs are at V_{CC1} =3.3V, V_{CC2} =5V, T_A =27°C, (Min/Max specs are over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{IT+}	Positive-going input threshold voltage	I _O = –8 mA, See Figure 22		-80	-10	mV
V _{IT}	Negative-going input threshold voltage	I _O = 8 mA, See Figure 22	-200	-120		mV
V _{hys}	Input hysteresis (V _{IT+} – V _{IT-})			40		mV
V _{OH}	Output Voltage	$\rm V_{CC1}$ at 3.3 V and $\rm V_{CC2}$ at 5V, $\rm V_{ID}$ = 200mV, $\rm I_{O}$ = $\rm -8mA$	V _{CC1} -0.4	3		V
V _{OH}	Output Voltage	$\rm V_{CC1}$ at 3.3 V and $\rm V_{CC2}$ at 5V, $\rm V_{ID}$ = 200mV, $\rm I_{O}$ = $-20\rm uA$	V _{CC1} -0.1	3.3		V
V _{OL}	Output Voltage	$\rm V_{CC1}$ at 3.3 V and $\rm V_{CC2}$ at 5V, $\rm V_{ID}$ = -200mV, $\rm I_{O}$ = 8mA		0.2	0.4	V
V _{OL}	Output Voltage	$\rm V_{CC1}$ at 3.3 V and $\rm V_{CC2}$ at 5V, $\rm V_{ID}$ = -200mV, $\rm I_{O}$ = 20uA		0	0.1	V
V _{OH}	Output Voltage	$V_{\rm CC1}$ at 5 V and $V_{\rm CC2}$ at 5V, $V_{\rm ID}$ = 200mV, $I_{\rm O}$ = -8mA	V _{CC1} -0.8	4.6		V
V _{OH}	Output Voltage	$V_{\rm CC1}$ at 5 V and $V_{\rm CC2}$ at 5V, $V_{\rm ID}$ = 200mV, $I_{\rm O}$ = -20uA	V _{CC1} -0.1	5		V
V _{OL}	Output Voltage	$V_{\rm CC1}$ at 5 V and $V_{\rm CC2}$ at 5V, $V_{\rm ID}$ = -200mV, $I_{\rm O}$ = 8mA		0.2	0.4	V
V _{OL}	Output Voltage	V_{CC1} at 5 V and V_{CC2} at 5V, V_{ID} = -200mV, I_{O} = 20uA		0	0.1	V



All typical specs are at V_{CC1} =3.3V, V_{CC2} =5V, T_A =27°C, (Min/Max specs are over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _A or I _B	Bus pin input current	V_1 = -7 V or 12 V, other input = 0V: V_{CC} = 4.75 V or 5.25 V	-160		200	μA
		V _I = -7 V or 12 V, other input = 0V: V _{CC2} = 0 V	-160		200	μA
I _I	Receiver enable input current	RE = 0 V or V _{CC1}	-50		50	μΑ
I _{OZ}	High impedance state output current	RE = V _{CC1}	-1		1	μA
R _{ID}	Differential input resistance	A, B	60			kohm
C _{ID}	Differential input capacitance	Test input signal is a 1.5MHz sine wave with $1V_{PP}$ amplitude, C_D is measured across A and B		7	18.8	pF
CMR	Common mode rejection	See Figure 26		4		V

6.12 Supply Current

Bus loaded or unloaded (over recommended operating conditions unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
DRIVER ENABLE				
	$V_{CC1} = 3.3 \text{ V} \pm 10\%$, DE, $\overline{\text{RE}} = 0\text{V}$ or V_{CC1} , No Load		4.5	mA
I _{CC1} (1)	V _{CC1} = 5 V ± 10%, DE, RE = 0V or V _{CC1} , No Load		7 1	mA
I _{CC2} ⁽¹⁾	V_{CC2} = 5 V ± 5%, DE, \overline{RE} = 0V or V_{CC1} , No Load		13.5 18	mA

I_{CC1} and I_{CC2} are measured when device is connected to external power supplies. D1 and D2 are disconnected from external transformer.

6.13 Transformer Driver Characteristics

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f _{OSC}	Oscillator frequency	V _{CC1} = 5 V ± 10%, D1 and D2 connected to transformer	350	350 450		kHz
	Oscillator frequency	V _{CC1} = 3.3 V ± 10%, D1 and D2 connected to transformer	300	400	550	kHz
R _{ON}	Switch on resistance	D1 and D2 connected to 50Ω pullup resistors	1			ohm
t _{r_D}	D1, D2 output rise time	V _{CC1} = 5 V ± 10%, See Figure 28, D1 and D2 connected to 50-Ω pullup resistors		80		ns
_	D1, D2 output rise time	V_{CC1} = 3.3 V ± 10%, See Figure 28, D1 and D2 connected to 50-Ω pullup resistors		70		ns
t _{f_D}	D1, D2 output fall time	V _{CC1} = 5 V ± 10%, See Figure 28, D1 and D2 connected to 50-Ω pullup resistors	55			ns
	D1, D2 output fail time	V_{CC1} = 3.3 V ± 10%, See Figure 28, D1 and D2 connected to 50-Ω pullup resistors		80		ns
f _{St}	Startup frequency	V _{CC1} = 2.4 V, D1 and D2 connected to transformer		350		kHz
t _{BBM}	Break before make time delay	V _{CC1} = 5 V ± 10%, See Figure 28, D1 and D2 connected to 50-Ω pullup resistors		38		ns
DDINI	break before make time delay	V_{CC1} = 3.3 V ± 10%, See Figure 28, D1 and D2 connected to 50-Ω pullup resistors		140		ns



6.14 Switching Characteristics: Driver

All typical specs are at V_{CC1} =3.3V, V_{CC2} =5V, T_A =27°C, (Min/Max specs are over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ISO1176					<u>'</u>	
t _{PHL} , t _{PLH}	Propagation delay		23	35	ns	
tsk(p)	Pulse skew (t _{PHL} - t _{PLH})	V _{CC1} at 5 V, _{VCC2} at 5 V		2	7.5	ns
t _{PHL} , t _{PLH}	Propagation delay	V _{CC1} at 3.3 V, V _{CC2} at 5 V			40	ns
tsk(p)	Pulse skew (t _{PHL} - t _{PLH})	V _{CC1} at 3.3 V, V _{CC2} at 5 V		2	7.5	ns
t _r , t _f	Differential output rise time and fall time	See Figure 17	2	3	7.5	ns
t _{pDE}	DE to ISODE prop delay	See Figure 21			30	ns
t _{t(MLH)} , t _{t(MHL)}	Output transition skew	See Figure 18			1	ns
t _{P(AZH)} , t _{P(BZH)} , t P(AZL), t _{P(BZL)}	Propagation delay, high-impedance-to-active output	C_L = 50 pF, \overline{RE} at 0 V, See Fgure 19 and Figure 20			80	ns
t _{P(AHZ)} , t _{P(BHZ)} , t P(ALZ), t _{P(BLZ)}	Propagation delay time, active-to-high-impedance output	C_L = 50 pF, \overline{RE} at 0 V, See Fgure 19 and Figure 20			80	ns
$\begin{aligned} t_{P(AZL)} - \\ t_{P(BZH)} , \\ t_{P(AZH)} - \\ t_{P(BZL)} \end{aligned}$	Enable skew time	C_L = 50 pF, \overline{RE} at 0 V, See Fgure 19 and Figure 20		0.55	1.5	ns
t _(CFB)	Time from application of short-circuit to current foldback	See Figure 16		0.5		μs
t _(TSD)	Time from application of short-circuit to thermal shutdown	T _A = 25°C, See Figure 16	100			μs

6.15 Switching Characteristics: Receiver

All typical specs are at V_{CC1} =3.3V, V_{CC2} =5V, T_A =27°C, (Min/Max specs are over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ISO1176					-	
t _{PHL} , t _{PLH}	Propagation delay	V _{CC1} at 5 V, V _{CC2} at 5 V			50	ns
tsk(p)	Pulse skew (t _{PHL} - t _{PLH})	V _{CC1} at 5 V, V _{CC2} at 5 V		2	7.5	ns
t _{PHL} , t _{PLH}	Propagation delay	V _{CC1} at 3.3 V, V _{CC2} at 5 V			55	ns
tsk(p)	Pulse skew (t _{PHL} - t _{PLH})	V _{CC1} at 3.3 V, V _{CC2} at 5 V		2	7.5	ns
t _r , t _f	Differential output rise time and fall time	See Figure 17		2	4	ns
t _{PZH}	Propagation delay time, high-impedance-to-high-level output	DE at V _{CC1} , See Figure 24		13	25	ns
t _{PHZ}	Propagation delay time, high-level-to- high-impedance output	DE at V _{CC1} , See Figure 24		13	25	ns
t _{PZL}	Propagation delay time, high-impedance-to-low-level output	DE at V _{CC} , See Figure 25		13	25	ns
t _{PLZ}	Propagation delay time, low-level-to-high-impedance output	DE at V _{CC} , See Figure 25		13	25	ns

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

6.16 Insulation Characteristics Curves




Figure 6-1. Thermal Derating Curve for Safety Limiting Power for DW-16 Package



6.17 Typical Characteristics




Figure 6-2. RMS Supply Current (I_{CC1} and I_{CC2}) vs Signaling Rate With No Load




Figure 6-3. RMS Supply Current (I_{CC1} and I_{CC2}) vs Signaling Rate With Load




Figure 6-4. Differential Output Voltage vs Load Current





Figure 6-5. Receiver High-Level Output Voltage Vs High-Level Output Current









Figure 6-7. Driver Enable Skew vs Free-Air Temperature

www.ti.com





7 Parameter Measurement Information




Figure 7-1. Open Circuit Voltage Test Circuit




Figure 7-2. V_{OD} Test Circuit




Figure 7-3. Driver V_{OD} with Common-mode Loading Test Circuit






Figure 7-4. Driver V_{OD} and V_{OC} Without Common-Mode Loading Test Circuit




Figure 7-5. Steady-State Output Voltage Test Circuit and Voltage Waveforms




Figure 7-6. V_{OD(RING)} Waveform and Definitions




Figure 7-7. Input Voltage Hysteresis Test Circuit

Submit Document Feedback




Figure 7-8. Driver Short-Circuit Test Circuit and Waveforms (Short Circuit applied at Time t=0)




Figure 7-9. Driver Switching Test Circuit and Waveforms




Figure 7-10. Driver Output Transition Skew Test Circuit and Waveforms




Figure 7-11. Driver Enable/Disable Test, D at Logic Low Test Circuit and Waveforms




Figure 7-12. Driver Enable/Disable Test, D at Logic High Test Circuit and Waveforms






Figure 7-13. DE to ISODE Prop Delay Test Circuit and Waveforms




Figure 7-14. Receiver DC Parameter Definitions




Figure 7-15. Receiver Switching Test Circuit and Waveforms




Figure 7-16. Receiver Enable Test Circuit and Waveforms, Data Output High

Submit Document Feedback




Figure 7-17. Receiver Enable Test Circuit and Waveforms, Data Output Low




Figure 7-18. Common-Mode Rejection Test Circuit




Figure 7-19. Common-Mode Transient Immunity Test Circuit






Figure 7-20. Transition Times and Break-Before-Make Time Delay for D1, D2 Outputs

8 Detailed Description


8.1 Overview

The ISO1176T is an isolated half-duplex differential line transceiver that meets the requirements of EN 50170 and TIA/EIA 485/422 applications. It has integrated transformer driver for convenient secondary power supply design. The device is rated to provide galvanic isolation of up to 4242 V_{PK} per VDE and 2500 V_{RMS} per UL 1577. The device has active-high driver enable and active-low receiver enable functions to control the data flow. It has maximum data transmission speed of 40 Mbps.

When the driver enable pin, DE, is logic high, the differential outputs A and B follow the logic states at data input D. A logic high at D causes A to turn high and B to turn low. In this case, the differential output voltage defined as $V_{OD} = V_{(A)} - V_{(B)}$ is positive. When D is low, the output states reverse, B turns high, A becomes low, and V_{OD} is negative. When DE is low, both outputs turn high-impedance. In this condition, the logic state at D is irrelevant. The DE pin has an internal pulldown resistor to ground, thus when left open the driver is disabled (high-impedance) by default. The D pin has an internal pullup resistor to V_{CC} , thus, when left open while the driver is enabled, output A turns high and B turns low.

When the receiver enable pin, \overline{RE} , is logic low, the receiver is enabled. When the differential input voltage defined as $V_{ID} = V_{(A)} - V_{(B)}$ is positive and higher than the positive input threshold, V_{IT+} , the receiver output, R, turns high. When V_{ID} is negative and lower than the negative input threshold, V_{IT-} , the receiver output, R, turns low. If V_{ID} is between V_{IT+} and V_{IT-} the output is indeterminate. When \overline{RE} is logic high or left open, the receiver output is high-impedance and the magnitude and polarity of V_{ID} are irrelevant. Internal biasing of the receiver inputs causes the output to go failsafe-high when the transceiver is disconnected from the bus (open-circuit), the bus lines are shorted (short-circuit), or the bus is not actively driven (idle bus).

8.2 Functional Block Diagram





8.3 Device Functional Modes

Table 8-1 and Table 8-2 are the function tables for the ISO1176T driver and receiver.

Table 8-1. Driver Function Table⁽¹⁾

V	V	INPUT	ENABLE INPUT	ENABLE OUTPUT	OUTI	PUTS
V _{CC1}	V _{CC2}	(D)	(DE)	(ISODE)	Α	В
PU	PU	Н	Н	Н	Н	L
PU	PU	L	Н	Н	L	Н
PU	PU	Х	L	L	Z	Z
PU	PU	Х	open	L	Z	Z
PU	PU	open	Н	Н	Н	L
PD	PU	Х	X	L	Z	Z
PU	PD	Х	X	L	Z	Z
PD	PD	Х	X	L	Z	Z

⁽¹⁾ PU = Powered Up, PD = Powered Down, H = High Level, L= Low Level, X = Don't Care, Z = High Impedance (off)

Table 8-2. Receiver Function Table⁽¹⁾

Table 0-2. Received Table to										
V _{CC1}	V _{CC2}	DIFFERENTIAL INPUT V _{ID} = (V _A – V _B)	ENABLE (RE)	OUTPUT (R)						
PU	PU	-0.01V ≤ V _{ID}	L	Н						
PU	PU	-0.2V < V _{ID} < - 0.01V	L	?						
PU	PU	V _{ID} ≤ -0.2V	L	L						
PU	PU	Х	Н	Z						
PU	PU	X	open	Z						
PU	PU	Open circuit	L	Н						
PU	PU	Short Circuit	L	Н						
PU	PU	Idle (terminated) bus	L	Н						
PD	PU	X	Х	Z						
PU	PD	X	L	Н						
PD	PD	Х	Х	Z						

⁽¹⁾ PU = Powered Up, PD = Powered Down, H = High Level, L= Low Level, X = Don't Care, Z = High Impedance (off), ? = Indeterminate

Submit Document Feedback



8.3.1 Device I/O Schematics




Figure 8-1. Equivalent Circuit Schematics






Figure 8-2. Equivalent Circuit Schematics




9 Application and Implementation

Note


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information


The ISO1176T device consists of a RS-485 transceiver, commonly used for asynchronous data transmissions. For half-duplex transmission, only one pair is shared for both transmission and reception of data. To eliminate line reflections, each cable end is terminated with a termination resistor, R(T), whose value matches the characteristic impedance, Z0, of the cable. This method, known as parallel termination, allows for higher data rates over longer cable length.



a) Independent driver and receiver enable signals



b) Combined enable signals for use as directional control pin



c) Receiver always on

Copyright © 2016, Texas Instruments Incorporated

Figure 9-1. Half-Duplex Transceiver Configurations

9.2 Typical Application




Figure 9-2. Typical Application



9.2.1 Design Requirements

RS-485 is a robust electrical standard suitable for long-distance networking that may be used in a wide range of applications with varying requirements, such as distance, data rate, and number of nodes.

Table 9-1. Design Parameters

PARAMETER	VALUE
Pullup and Pulldown Resistors	1 kΩ to 10 kΩ
Decoupling Capacitors	100 nF

9.2.2 Detailed Design Procedure

9.2.2.1 Transient Voltages

9.2.2.1.1

Isolation of a circuit insulates it from other circuits and earth so that noise develops across the insulation rather than circuit components. The most common noise threat to data-line circuits is voltage surges or electrical fast transients that occur after installation and the transient ratings of ISO1176T are sufficient for all but the most severe installations. However, some equipment manufacturers use their ESD generators to test transient susceptibility of their equipment and can exceed insulation ratings. ESD generators simulate static discharges that may occur during device or equipment handling with low-energy but high voltage transients.

Figure 9-3 models the ISO1176T bus IO connected to a noise generator. C_{IN} and R_{IN} is the device and any other stray or added capacitance or resistance across the A or B pin to GND2, C_{ISO} and R_{ISO} is the capacitance and resistance between GND1 and GND2 of ISO1176T plus those of any other insulation (transformer, or similar), and we assume stray inductance negligible. From this model, the voltage at the isolated bus return is shown in Equation 1:

$$v_{GND2} = v_N \frac{Z_{ISO}}{Z_{ISO} + Z_{IN}}$$
(1)

and will always be less than 16 V from V_N . If ISO1176T is tested as a stand-alone device, R_{IN} = 6 × $10^4\Omega$, C_{IN} = 16×10^{-12} F, R_{ISO} = $10^9\Omega$ and C_{ISO} = 10^{-12} F.

Note from Figure 9-3 that the resistor ratio determines the voltage ratio at low frequency and it is the inverse capacitance ratio at high frequency. In the stand-alone case and for low frequency, as shown in Equation 2,

$$\frac{v_{GND2}}{v_N} = \frac{R_{ISO}}{R_{ISO} + R_{IN}} = \frac{10^9}{10^9 + 6 \times 10^4}$$
 (2)

or essentially all of noise appears across the barrier. At high frequency, as shown in Equation 3,

$$\frac{v_{GND2}}{v_N} = \frac{\frac{1}{C_{ISO}}}{\frac{1}{C_{ISO}} + \frac{1}{C_{IN}}} = \frac{1}{1 + \frac{C_{ISO}}{C_{IN}}} = \frac{1}{1 + \frac{1}{16}} = 0.94$$
(3)

and 94% of V_N appears across the barrier. As long as R_{ISO} is greater than R_{IN} and C_{ISO} is less than C_{IN} , most of transient noise appears across the isolation barrier, as it should.

We recommend the reader not test equipment transient susceptibility with ESD generators or consider product claims of ESD ratings above the barrier transient ratings of an isolated interface. ESD is best managed through recessing or covering connector pins in a conductive connector shell and installer training.




Figure 9-3. Noise Model

9.2.3 Application Curve

At maximum working voltage, ISO1176T isolation barrier has more than 28 years of life.




Figure 9-4. Time-Dependent Dielectric Breakdown Test Results



10 Power Supply Recommendations

To ensure reliable operation at all data rates and supply voltages, TI recommends a $0.1-\mu F$ bypass capacitor at input and output supply pins (V_{CC1} and V_{CC2}). The capacitors should be placed as close to the supply pins as possible. This device is used in applications where only a single primary-side power supply is available. Isolated power can be generated for the secondary-side with the help of integrated transformer driver.

11 Layout

11.1 Layout Guidelines

ON-chip IEC-ESD protection is good for laboratory and portable equipment but never sufficient for EFT and surge transients occurring in industrial environments. Therefore, robust and reliable bus node design requires the use of external transient protection devices. Because ESD and EFT transients have a wide frequency bandwidth from approximately 3-MHz to 3-GHz, high-frequency layout techniques must be applied during PCB design. A minimum of four layers is required to accomplish a low EMI PCB design (see Figure 11-1).

- Layer stacking should be in the following order (top-to-bottom): high-speed signal layer, ground plane, power plane, and low-frequency signal layer.
- Placing a solid ground plane next to the high-speed signal layer establishes controlled impedance for transmission line interconnects and provides an excellent low-inductance path for the return current flow.
- Placing the power plane next to the ground plane creates additional high-frequency bypass capacitance of approximately 100 pF/in².
- Routing the slower speed control signals on the bottom layer allows for greater flexibility as these signal links
 usually have margin to tolerate discontinuities such as vias.
- Place the protection circuitry close to the bus connector to prevent noise transients from penetrating your board.
- Use V_{CC} and ground planes to provide low-inductance. High-frequency currents might follow the path of least inductance and not necessarily the path of least resistance.
- Design the protection components into the direction of the signal path. Do not force the transient currents to divert from the signal path to reach the protection device.
- Apply 0.1-µF bypass capacitors as close as possible to the V_{CC}-pins of transceiver, UART, and controller ICs on the board.
- Use at least two vias for V_{CC} and ground connections of bypass capacitors and protection devices to minimize effective via-inductance.
- Use 1-k Ω to 10-k Ω pullup and pulldown resistors for enable lines to limit noise currents in these lines during transient events.
- Insert pulse-proof resistors into the A and B bus lines if the TVS clamping voltage is higher than the specified maximum voltage of the transceiver bus pins. These resistors limit the residual clamping current into the transceiver and prevent it from latching up.
- While pure TVS protection is sufficient for surge transients up to 1 kV, higher transients require metal-oxide varistors (MOVs) which reduce the transients to a few hundred volts of clamping voltage, and transient blocking units (TBUs) that limit transient current to less than 1 mA.
- Routing the high-speed traces on the top layer avoids the use of vias (and the introduction of their inductances) and allows for clean interconnects between the isolator and the transmitter and receiver circuits of the data link.

If an additional supply voltage plane or signal layer is needed, add a second power and ground plane system to the stack to keep it symmetrical. This makes the stack mechanically stable and prevents it from warping. Also the power and ground plane of each power system can be placed closer together, thus increasing the high-frequency bypass capacitance significantly.

Note

For detailed layout recommendations, see Application Note Digital Isolator Design Guide, SLLA284.



11.2 Layout Example




Figure 11-1. Recommended Layer Stack



12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation see the following:

- Isolated, 40-Mbps, 3.3-V to 5-V Profibus Interface (SLUU471)
- Digital Isolator Design Guide (SLLA284)
- Isolation Glossary (SLLA353)

12.2 Community Resources

12.3 Trademarks

Profibus® is a registered trademark of Profibus International. All trademarks are the property of their respective owners.

12.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback



www.ti.com 17-Aug-2023

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
ISO1176TDW	LIFEBUY	SOIC	DW	16	40	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ISO1176T	
ISO1176TDWR	ACTIVE	SOIC	DW	16	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ISO1176T	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 17-Aug-2023

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ISO1176TDWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1

www.ti.com 17-Aug-2023




*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
ı	ISO1176TDWR	SOIC	DW	16	2000	350.0	350.0	43.0	

PACKAGE MATERIALS INFORMATION

www.ti.com 17-Aug-2023

TUBE




*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
ISO1176TDW	DW	SOIC	16	40	506.98	12.7	4826	6.6

7.5 x 10.3, 1.27 mm pitch


SMALL OUTLINE INTEGRATED CIRCUIT

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





SOIC



NOTES:


- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
- 5. Reference JEDEC registration MS-013.



SOIC




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated