

SN74LVTH16543-EP 3.3-V ABT 16-BIT REGISTERED TRANSCEIVER **3-STATE OUTPUTS** SCBS785B-NOVEMBER 2003-REVISED JUNE 2006

20EAB 28

FEATURES DGG OR DL PACKAGE **Controlled Baseline** (TOP VIEW) - One Assembly/Test Site, One Fabrication 56 1 1 OEBA 10EAB 1 Site 1LEAB 55 1 1LEBA **Enhanced Diminishing Manufacturing** 1CEAB 54 1 1CEBA Sources (DMS) Support GND 4 53 GND **Enhanced Product-Change Notification** 1A1 [5 52 🛛 1B1 Qualification Pedigree (1) . 1A2 🛛 6 51 🛛 1B2 Member of the Texas Instruments Widebus™ 7 50 V_{CC} Vcc Family 1A3 🛛 8 49 **1**B3 State-of-the-Art Advanced BiCMOS 1A4 🛛 9 48 1B4 1A5 🚺 10 47] 1B5 Technology (ABT) Design for 3.3-V Operation and Low Static-Power Dissipation GND 🛛 11 46 GND 45 3 1B6 1A6 112 Supports Mixed-Mode Signal Operation (5-V 44 🛿 1B7 Input and Output Voltages With 3.3-V V_{cc}) 1A7 🛛 13 1A8 🛙 14 43 **1**B8 **Supports Unregulated Battery Operation** 42 🛛 2B1 2A1 15 Down to 2.7 V 2A2 👖 16 41 2B2 Ioff and Power-Up 3-State Support Hot 40 🛛 2B3 2A3 🚺 17 Insertion GND [18 39 🛛 GND Bus Hold on Data Inputs Eliminates the Need 2A4 👖 19 38 2B4 for External Pullup/Pulldown Resistors 2A5 🛛 20 37 2B5 **Typical V_{OLP} (Output Ground Bounce)** 2A6 🛛 21 36 2B6 <0.8 V at V_{CC} = 3.3 V, T_A = 25°C V_{CC} 22 35 V_{CC} 34 🛛 2B7 Distributed V_{cc} and GND Pins Minimize 2A7 🛛 23 **High-Speed Switching Noise** 2A8 🛛 24 33 2B8 GND 25 32 GND Flow-Through Architecture Optimizes PCB 2CEAB 26 31 2CEBA Layout 2LEAB 27 30 2LEBA

- Latch-Up Performance Exceeds 500 mA Per . **JESD 17** ESD Protection Exceeds 2000 V Per
- MIL-STD-883. Method 3015: Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- (1) Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST. electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

DESCRIPTION/ORDERING INFORMATION

The SN74LVTH16543 is a 16-bit registered transceiver designed for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment. This device can be used as two 8-bit transceivers or one 16-bit transceiver. Separate latch-enable (LEAB or LEBA) and output-enable (OEAB or OEBA) inputs are provided for each register to permit independent control in either direction of data flow.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Widebus is a trademark of Texas Instruments.

29 20EBA

SCBS785B-NOVEMBER 2003-REVISED JUNE 2006



DESCRIPTION/ORDERING INFORMATION (CONTINUED)

The A-to-B enable (CEAB) input must be low to enter data from A or to output data from B. If CEAB is low and LEAB is low, the A-to-B latches are transparent; a subsequent low-to-high transition of LEAB puts the A latches in the storage mode. With CEAB and OEAB both low, the 3-state B outputs are active and reflect the data present at the output of the A latches. Data flow from B to A is similar, but requires using the CEBA, LEBA, and OEBA inputs.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

When V_{CC} is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for hot-insertion applications using I_{off} and power-up 3-state. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

ORDERING INFORMATION

T _A	PACK	AGE ⁽¹⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING
–40°C to 85°C	TSSOP – DGG	Tape and reel	CLVTH16543IDGGREP	LH16543EP
–55°C to 125°C	SSOP – DL	Tape and reel	CLVTH16543MDLREP	LH16543MEP

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.


	(eac	ch 8-bit secti	ion)							
	INPUTS									
CEAB	LEAB	OEAB	Α	В						
н	Х	х	Х	Z						
х	Х	н	Х	Z						
L	Н	L	Х	B ₀ ⁽²⁾						
L	L	L	L	L						
L	L	L	Н	Н						

FUNCTION TABLE⁽¹⁾ (each 8-bit section)

(1) A-to-B data flow is shown; B-to-A flow control is the same, except that it uses CEBA, LEBA, and OEBA.

(2) Output level before the indicated steady-state input conditions were established

SCBS785B-NOVEMBER 2003-REVISED JUNE 2006



To Seven Other Channels

3

SCBS785B-NOVEMBER 2003-REVISED JUNE 2006

Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V_{CC}	Supply voltage range		-0.5	4.6	V
VI	Input voltage range ⁽²⁾		-0.5	7	V
Vo	Voltage range applied to any output in the high-ir	mpedance or power-off state ⁽²⁾	-0.5	7	V
Vo	Voltage range applied to any output in the high s	tate ⁽²⁾	-0.5	V _{CC} + 0.5	V
I _O	Current into any output in the low state			128	mA
I _O	Current into any output in the high state ⁽³⁾			64	mA
I _{IK}	Input clamp current	V ₁ < 0		-50	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
0	Package thermal impedance ⁽⁴⁾	DGG package		81	°C/W
θ_{JA}		DL package		73.5	C/W
T _{stg}	Storage temperature range ⁽⁵⁾		-65	150	°C

Texas

TRUMENTS www.ti.com

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings (1) only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed. This current flows only when the output is in the high state and $V_O > V_{CC}$. The package thermal impedance is calculated in accordance with JESD 51. (2)

(3)

(4)

Long-term high-temperature storage and/or extended use at maximum recommended operating conditions may result in a reduction of (5) overall device life. See http://www.ti.com/ep_quality for additional information on enhanced plastic packaging.

Recommended Operating Conditions⁽¹⁾

			MIN	MAX	UNIT
V _{CC}	Supply voltage		2.7	3.6	V
V _{IH}	High-level input voltage		2		V
V _{IL}	Low-level input voltage			0.8	V
VI	Input voltage			5.5	V
I _{OH}	High-level output current			-32	mA
I _{OL}	Low-level output current			64	mA
$\Delta t / \Delta v$	Input transition rise or fall rate	Outputs enabled		10	ns/V
$\Delta t / \Delta V_{CC}$	Power-up ramp rate		200		μs/V
-	Operating free air temperature	I temp	-40	85	°C
T _A	Operating free-air temperature	M temp	-55	125	C

(1) All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

SCBS785B-NOVEMBER 2003-REVISED JUNE 2006

Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER	TEST COND	ITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
V _{IK}		V _{CC} = 2.7 V,	I _I = -18 mA			-1.2	V
		V _{CC} = 2.7 V to 3.6 V,	I _{OH} = -100 μA	$V_{CC} - 0.2$			
V _{OH}		V _{CC} = 2.7 V,	I _{OH} = -8 mA	2.4			V
		V _{CC} = 3 V,	I _{OH} = -32 mA	2			
		V _{CC} = 2.7 V	I _{OL} = 100 μA			0.2	
		$v_{\rm CC} = 2.7$ V	I _{OL} = 24 mA			0.5	
V _{OL}			I _{OL} = 16 mA			0.4	V
		$V_{CC} = 3 V$	I _{OL} = 32 mA			0.5	
			I _{OL} = 64 mA (I temp)			0.55	
	Control	V _{CC} = 3.6 V,	$V_{I} = V_{CC}$ or GND			±1	
	inputs	$V_{CC} = 0 \text{ or } 3.6 \text{ V},$	V _I = 5.5 V			10	
			V _I = 5.5 V (I temp)			20	۸
I _I		V _{CC} = 3.6 V	V _I = 5.5 V (M temp)		100	μA	
	A OF B POIL	$v_{\rm CC} = 3.0$ v	$V_{I} = V_{CC}$			1	
			V ₁ = 0			-1.2 0.2 0.5 0.4 0.5 0.55 ±1 100 20 100 100 ±100 ±550 ±100 ±550 ±100 ±500 ±100 0.19 0.2 4	
		N 0	V_{I} or V_{O} = 0 to 4.5 V (I temp)			±100	۸
I _{off}		$V_{CC} = 0$	$V_{I} \text{ or } V_{O} = 0 \text{ to } 4.5 \text{ V} \text{ (M temp)}$			±550	μA
		$V_{CC} = 3 V$	V _I = 0.8 V	75			
I _{I(hold)}	A or B port	$v_{\rm CC} = 3 v$	V ₁ = 2 V	-75			μA
		$V_{CC} = 3.6 V,^{(3)}$	V _I = 0 to 3.6 V			±500	
I _{OZPU}		V_{CC} = 0 to 1.5 V, V_{O} = 0.5 V to 3 V, \overline{OE}	= don't care			±100	μA
I _{OZPD}		V_{CC} = 1.5 to 0 V, V_{O} = 0.5 V to 3 V, \overline{OE}	= don't care			±100	μA
			Outputs high			0.19	
$I_{CC}^{(4)}$		V_{CC} = 3.6 V, I_O = 0, V_I = V_{CC} or GND	Outputs low			5	mA
			Outputs disabled			0.19	
∆l _{CC}		V_{CC} = 3 V to 3.6 V, One input at V_{CC} – Other inputs at V_{CC} or GND	0.6 V,			0.2	mA
Ci		$V_{I} = 3 V \text{ or } 0$			4		pF
C _{io}		$V_0 = 3 V \text{ or } 0$			10		pF

 All typical values are at V_{CC} = 3.3 V, T_A = 25°C.
Unused pins at V_{CC} or GND
This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to unit. another.

(4) This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V_{CC} or GND.

SCBS785B-NOVEMBER 2003-REVISED JUNE 2006



Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

					МТЕ	MP			ITEN	/IP		
				V_{CC} = 3.3 V ± 0.3 V				V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
tw	Pulse duratio	n, LEAB or LEBA low		3.3		3.3		3.3		3.3		ns
	A or B before LEAB↑ OR LEE	A or P before $\overline{\mathbf{L} \in AP}^{\uparrow} \cap P \overline{\mathbf{L} \in PA}^{\uparrow}$	Data high	0.7		0.9		0.5		0.5		
+			Data low	1.2		1.9		0.8		1.3		-
t _{su}	Setup time	A or B before CEAB↑ or CEBA↑	Data high	0.5		0.8		0		0		ns
		A OF B DEIOTE CEAB OF CEBA	Data low	1.1		1.9		0.6		1.1		
		A or B before LEAB↑ OR LEBA↑	Data high	1.5		1.0		1.5		0.7		
	h Hold time	A OF B DEIDLE LEAD FOR LEBAT	Data low	1.2		1.5		1.2		1.3		-
t _h			Data high	1.7		1.1		1.7		0.9		ns
			Data low	1.6		1.9		1.6		1.8		


Switching Characteristics

over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

				МТЕ	MP							
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = ± 0.		V _{CC} = 2	2.7 V	V	_{CC} = 3.3 V ± 0.3 V	/	V _{CC} = 2	2.7 V	UNIT
			MIN	MAX	MIN	MAX	MIN	TYP ⁽¹⁾	MAX	MIN	MAX	
t _{PLH}	A or B	B or A	1.2	4.7		6.5	1.2	2.3	3.2		3.7	ns
t _{PHL}	AUB	BUIA	1.2	5.4		6.5	1.2	2.1	3.2		3.7	115
t _{PLH}	LE	A or B	1.3	7.3		7.8	1.3	2.5	3.9		4.9	ns
t _{PHL}	LC	AUB	1.3	6.9		7.8	1.3	2.3	3.9		4.9	115
t _{PZH}	OE	A or B	1.3	6.5		7.4	1.3	2.8	4.3		5.4	ns
t _{PZL}	OE	AUB	1.3	6.7		7.4	1.3	2.8	4.3		5.4	115
t _{PHZ}	ŌĒ	A or B	2	5.7		7.2	2	3.5	4.7		5.2	20
t _{PLZ}	0E	AUB	2	5.1		6.9	2	3.3	4.4		4.5	ns
t _{PZH}	CE	A or B	1.3	6.5		7.6	1.3	3	4.5		5.6	20
t _{PZL}	CE CE	AUB	1.3	6.4		7.6	1.3	3	4.5		5.6	ns
t _{PHZ}	CE	A or B	2	5.3		7.4	2	3.6	4.9		5.4	20
t _{PLZ}	UE CE	AUD	2	5.1		6.9	2	3.5	4.7		4.9	ns

(1) All typical values are at V_{CC} = 3.3 V, T_A = 25° C.

SCBS785B-NOVEMBER 2003-REVISED JUNE 2006




PARAMETER MEASUREMENT INFORMATION


NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_r \leq 2.5 ns, t_f \leq 2.5 ns.
- D. The outputs are measured one at a time, with one transition per measurement.


Figure 1. Load Circuit and Voltage Waveforms

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CLVTH16543IDGGREP	TSSOP	DGG	56	2000	330.0	24.4	8.6	15.6	1.8	12.0	24.0	Q1
CLVTH16543MDLREP	SSOP	DL	56	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
	(.)		Ū		-	(=)	(6)	(0)		(
CLVTH16543IDGGREP	ACTIVE	TSSOP	DGG	56	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LH16543EP	Samples
CLVTH16543MDLREP	ACTIVE	SSOP	DL	56	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	LH16543MEP	Samples
V62/04715-01XE	ACTIVE	TSSOP	DGG	56	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LH16543EP	Samples
V62/04715-02YE	ACTIVE	SSOP	DL	56	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	LH16543MEP	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



www.ti.com

PACKAGE OPTION ADDENDUM

10-Dec-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74LVTH16543-EP :

• Catalog: SN74LVTH16543

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product


PACKAGE MATERIALS INFORMATION

www.ti.com

TAPE AND REEL INFORMATION

REEL DIMENSIONS


TEXAS INSTRUMENTS





TAPE AND REEL INFORMATION

TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

*All dimensions are nominal												
Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CLVTH16543IDGGREP	TSSOP	DGG	56	2000	330.0	24.4	8.6	15.6	1.8	12.0	24.0	Q1
CLVTH16543MDLREP	SSOP	DL	56	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

14-Jul-2012




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CLVTH16543IDGGREP	TSSOP	DGG	56	2000	367.0	367.0	45.0
CLVTH16543MDLREP	SSOP	DL	56	1000	367.0	367.0	55.0

DL (R-PDSO-G56)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
 - This drawing is subject to change without notice. В.
 - Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15). C.
 - D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.




PACKAGE OUTLINE

DGG0056A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.




DGG0056A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




DGG0056A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated