

# Please note that Cypress is an Infineon Technologies Company.

The document following this cover page is marked as "Cypress" document as this is the company that originally developed the product. Please note that Infineon will continue to offer the product to new and existing customers as part of the Infineon product portfolio.

# **Continuity of document content**

The fact that Infineon offers the following product as part of the Infineon product portfolio does not lead to any changes to this document. Future revisions will occur when appropriate, and any changes will be set out on the document history page.

# **Continuity of ordering part numbers**

Infineon continues to support existing part numbers. Please continue to use the ordering part numbers listed in the datasheet for ordering.

www.infineon.com



# Military 1 Gbit (128 Mbyte) 3.0 V SPI Flash Memory

#### **Features**

- CMOS 3.0 V Core
- Serial Peripheral Interface (SPI) with Multi-I/O
  - □ SPI Clock polarity and phase modes 0 and 3
  - □ Double Data Rate (DDR) option
  - ☐ Extended Addressing: 32-bit address
  - □ Serial Command set and footprint compatible with S25FL-A, S25FL-K, and S25FL-P SPI families
  - □ Multi I/O Command set and footprint compatible with S25FL-P SPI family
- READ Commands
  - □ Normal, Fast, Dual, Quad, Fast DDR, Dual DDR, Quad DDR
  - □ AutoBoot power up or reset and execute a Normal or Quad read command automatically at a preselected address
  - □ Common Flash Interface (CFI) data for configuration information
- Programming (1.5 Mbytes/s)
  - □ 512-byte Page Programming buffer
  - □ Quad-Input Page Programming (QPP) for slow clock systems
- Erase (0.5 Mbytes/s)
  - □ Uniform 256-kbyte sectors
- Cycling Endurance
  - □ 100 Program-Erase Cycles, minimum
- Data Retention
  - □ 20 Year Data Retention, minimum

#### **Security Features**

- One Time Program (OTP) array of 2048 bytes
- Block Protection
  - □ Status Register bits to control protection against program or erase of a contiguous range of sectors.
  - □ Hardware and software control options
  - □ Advanced Sector Protection (ASP)
  - □ Individual sector protection controlled by boot code or password
- Cypress<sup>®</sup> 65 nm MirrorBit<sup>®</sup> Technology with Eclipse<sup>TM</sup> Architecture
- Core Supply Voltage: 2.7 V to 3.6 V
- Temperature Range / Grade:

  □ Military (-55 °C to +125 °C)
- Packages
  - □ 16-lead SOIC (300 mils)
  - $\square$  BGA-24, 8 × 6 mm
    - 5 × 5 ball (ZSA024) footprint

# **General Description**

This document contains information for the S70FL01GS device, which is a dual die stack of two S25FL512S die. For detailed specifications, refer to the discrete die datasheet provided in the Affected Documents/Related Documents table.

#### Affected Documents/Related Documents

Document Title	Publication Number		
S25FL512S Military 512 Mbit (64 Mbyte) 3.0V SPI Flash Memory	002-19087		




#### **Contents**

Block Diagram	3
Connection Diagrams	4
Input/Output Summary	5
Device Operations	6
Programming	6
Simultaneous Die Operation	
Sequential Reads	6
Sector/Bulk Erase	6
Status Registers	6
Configuration Register	6
Bank Address Register	6
Security and DDR Registers	6
Block Protection	6
Read Identification (RDID)	6
RESET#	6
Versatile I/O Power Supply (VIO)	7
Temperature Ranges	7
DC Characteristics	7
AC Test Conditions	8
SDR AC Characteristics	9
DDR AC Characteristics	10
Capacitance Characteristics	10

Data integrity	11
Erase Endurance	11
Data Retention	11
Ordering Information	12
Valid Combinations — Military	13
Other Resources	
Cypress Flash Memory Roadmap	13
Links to Software	13
Links to Application Notes	13
Physical Diagram	14
SOIC 16 Lead, 300-mil Body Width	14
24-Ball BGA 8 x 6 mm (ZSA024)	
Document History Page	
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	
Products	
PSoC <sup>®</sup> Solutions	17
Cypress Developer Community	
Technical Support	



# **Block Diagram**





# **Connection Diagrams**

Figure 1. 16-Pin Plastic Small Outline Package (SO)





Figure 2. 24-Ball BGA, 5 x 5 Ball Footprint (ZSA024), Top View



#### Note:

 $V_{IO}$  is not supported in the S70FL01GS device and is RFU. Refer to Versatile I/O Power Supply (VIO) for more details.



# **Input/Output Summary**

Table 1. Signal List

Signal Name	Туре	Description
RESET#	Input	Hardware Reset: Low = device resets and returns to standby state, ready to receive a command. The signal has an internal pull-up resistor and may be left unconnected in the host system if not used.
SCK	Input	Serial Clock.
CS1#	Input	Chip Select. FL512S #1.
CS2#	Input	Chip Select. FL512S #2.
SI / IO0	I/O	Serial Input for single bit data commands or IO0 for Dual or Quad commands.
SO / IO1	I/O	Serial Output for single bit data commands. IO1 for Dual or Quad commands.
WP# / IO2	I/O	Write Protect when not in Quad mode. IO2 in Quad mode. The signal has an internal pull-up resistor and may be left unconnected in the host system if not used for Quad commands.
HOLD# / IO3	I/O	<b>Hold</b> (pause) serial transfer in single bit or Dual data commands. IO3 in Quad-I/O mode. The signal has an internal pull-up resistor and may be left unconnected in the host system if not used for Quad commands.
V <sub>CC</sub>	Supply	Core Power Supply.
V <sub>IO</sub>	Supply	Versatile I/O Power Supply. <b>Note:</b> V <sub>IO</sub> is not supported in the S70FL01GS device. Refer to Versatile I/O Power Supply (VIO) for more details.
V <sub>SS</sub>	Supply	Ground.
NC	Unused	<b>Not Connected.</b> No device internal signal is connected to the package connector nor is there any future plan to use the connector for a signal. The connection may safely be used for routing space for a signal on a Printed Circuit Board (PCB). However, any signal connected to an NC must not have voltage levels higher than $V_{\rm CC}$ .
RFU	Reserved	Reserved for Future Use. No device internal signal is currently connected to the package connector but there is potential future use of the connector for a signal. It is recommended to not use RFU connectors for PCB routing channels so that the PCB may take advantage of future enhanced features in compatible footprint devices.
DNU	Reserved	<b>Do Not Use.</b> A device internal signal may be connected to the package connector. The connection may be used by Cypress for test or other purposes and is not intended for connection to any host system signal. Any DNU signal related function will be inactive when the signal is at $V_{IL}$ . The signal has an internal pull-down resistor and may be left unconnected in the host system or may be tied to $V_{SS}$ . Do not use these connections for PCB signal routing channels. Do not connect any host system signal to this connection.



#### **Device Operations**

#### **Programming**

Each Flash die must be programmed independently due to the nature of the dual die stack.

#### Simultaneous Die Operation

The user may only access one Flash die of the dual die stack at a time via its respective Chip Select.

#### Sequential Reads

Sequential reads are not supported across the end of the first Flash die to the beginning of the second. If the user desires to sequentially read across the two die, data must be read out of the first die via CS1# and then read out of the second die via CS2#.

#### Sector/Bulk Erase

A sector erase command must be issued for sectors in each Flash die separately. Full device Bulk Erase via a single command is not supported due to the nature of the dual die stack. A Bulk Erase command must be issued for each die.

#### **Status Registers**

Each Flash die of the dual die stack is managed by its own Status Registers. Reads and updates to the Status Registers must be managed separately. It is recommended that Status Register control bit settings of each die are kept identical to maintain consistency when switching between die.

#### **Configuration Register**

Each Flash die of the dual die stack is managed by its own Configuration Register. Updates to the Configuration Register control bits must be managed separately. It is recommended that Configuration Register control bit settings of each die are kept identical to maintain consistency when switching between die.

#### **Bank Address Register**

It is recommended that the Bank Address Register bit settings of each die are kept identical to maintain consistency when switching between die.

#### Security and DDR Registers

It is recommended that the bit settings for ASP Register, Password Register, PPB Lock Register, PPB Access Register, DYB Access Register, and DDR Data Learning Register in each die are kept identical to maintain consistency when switching between die.

#### **Block Protection**

Each Flash die of the dual die stack will maintain its own Block Protection. Updates to the TBPROT and BPNV bits of each die must be managed separately. By default, each die is configured to be protected starting at the top (highest address) of each array, but no address range is protected. It is recommended that the Block Protection settings of each die are kept identical to maintain consistency when switching between die. In addition, any update to the FREEZE bit must be managed separately for each die. If the FREEZE bit is set to a logic 1, it cannot be cleared to a logic 0 until a power-on-reset is executed on each die that has the FREEZE bit set to 1.

#### Read Identification (RDID)

The Read Identification (RDID) command outputs the one-byte manufacturer identification, followed by the two-byte device identification and the bytes for the Common Flash Interface (CFI) tables. Each die of the FL01GS dual die stack will have identification data as the FL512S die, with the exception of the CFI data at byte 27h, as shown in <a href="https://doi.org/10.1001/journal.org

Table 2. Product Group CFI Device Geometry Definition

Byte	Data	Description
27h	1Bh	Device Size = 2 <sup>N</sup> byte

#### RESET#

Note that the hardware RESET# input (pin 3 on the 16-pin SO package and ball A4 on the 5x5 BGA package) is bonded out and active for the S70FL01GS device. For applications that do NOT require use of the RESET# pin, it is recommended to not use RESET# for PCB routing channels that would cause the RESET# signal to be asserted Low (V<sub>IL</sub>). Doing so will cause the device to reset to standby state. The RESET# signal has an internal pull-up resistor and may be left unconnected in the host system if not used.



# Versatile I/O Power Supply (V<sub>IO</sub>)

Note that the Versatile I/O  $(V_{IO})$  power supply (pin 14 on the 16-pin SO package and ball E4 on the 5x5 BGA package) is not supported, and pin 14 and ball E4 are RFU (Reserved for Future Use) in the standard configuration of the S70FL01GS device. Contact your local sales office to confirm availability with the  $V_{IO}$  feature enabled.

### **Temperature Ranges**

**Table 3. Temperature Range** 

Parameter	Symbol	Device	Spec Min Max		Unit
raiailletei	Symbol	Device			Oilit
Ambient Temperature	T <sub>A</sub>	Military (E)	-55	+125	°C

#### **DC Characteristics**

This section summarizes the DC Characteristics of the device.

Table 4. DC Characteristics

Parameter	Symbol	Test Conditions	Min	<b>Typ</b> [1]	Max	Unit
Input Low Voltage	V <sub>IL</sub>	_	-0.5	-	0.2 x V <sub>CC</sub>	٧
Input High Voltage	V <sub>IH</sub>	_	0.7 x V <sub>CC</sub>	ı	V <sub>CC</sub> + 0.4	V
Output Low Voltage	V <sub>OL</sub>	$I_{OL}$ = 1.6 mA, $V_{CC}$ = $V_{CC}$ min	-	-	0.15 x V <sub>CC</sub>	٧
Output High Voltage	V <sub>OH</sub>	$I_{OH} = -0.1 \text{ mA}$	0.85 x V <sub>CC</sub>	-		٧
Input Leakage Current	I <sub>LI</sub>	V <sub>CC</sub> = V <sub>CC</sub> Max, V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	_	-	±4	μA
Output Leakage Current	I <sub>LO</sub>	V <sub>CC</sub> = V <sub>CC</sub> Max, V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	_	-	±4	μΑ
Active Power Supply Current (READ)	I <sub>CC1</sub>	Serial SDR @ 50 MHz Serial SDR @ 133 MHz Quad SDR @ 80 MHz Quad SDR @ 104 MHz Quad DDR @ 66 MHz Quad DDR @ 80 MHz Outputs unconnected during read data return [2]	-	-	18 36 50 61 75 90	mA
Active Power Supply Current (Page Program)	I <sub>CC2</sub>	CS# = V <sub>CC</sub>	-	1	100	mA
Active Power Supply Current (WRR)	I <sub>CC3</sub>	CS# = V <sub>CC</sub>	_	-	100	mA
Active Power Supply Current (SE)	I <sub>CC4</sub>	CS# = V <sub>CC</sub>	-	_	100	mA
Active Power Supply Current (BE) [3]	I <sub>CC5</sub>	CS# = V <sub>CC</sub>	-	_	200	mA
Standby Current	I <sub>SB</sub> (Industrial)	RESET#, CS# = $V_{CC}$ ; SI, SCK = $V_{CC}$ or $V_{SS}$ , Industrial Temp	-	140	200	μΑ
Standby Current	I <sub>SB</sub> (Industrial Plus)	RESET#, CS# = $V_{CC}$ ; SI, SCK = $V_{CC}$ or $V_{SS}$ , Industrial Plus Temp	-	140	600	μΑ

#### Notes

- 1. Typical values are at  $T_{AI}$  = 25 °C and  $V_{CC}$  = 3 V.
- 2. Output switching current is not included.
- 3. Bulk Erase current is for both die erasing simultaneously.



#### **AC Test Conditions**

Figure 3. Input, Output, and Timing Reference Levels





Figure 4. Test Setup



**Table 5. AC Measurement Conditions** 

Parameter	Symbol	Min	Max	Unit		
Load Capacitance	$C_L$	30 15 <sup>[4]</sup>				pF
Input Rise and Fall Times		_	2.4	ns		
Input Pulse Voltage		0.2 x V <sub>CC</sub> to 0.8 V <sub>CC</sub>		V		
Input Timing Ref Voltage		0.5 V <sub>CC</sub>		V		
Output Timing Ref Voltage		0.5 V	/cc	V		

#### Notes:

- 1. Output High-Z is defined as the point where data is no longer driven.
- 2. Input slew rate: 1.5 V/ns.
- 3. AC characteristics tables assume clock and data signals have the same slew rate (slope).

#### Note:

4. DDR Operation.



#### **SDR AC Characteristics**

Table 6. SDR AC Characteristics (Single Die Package,  $V_{CC} = 2.7V$  to 3.6V)

Parameter	Symbol	Min	Тур	Max	Unit
SCK Clock Frequency for READ and 4READ instructions	F <sub>SCK, R</sub>	DC	_	50	MHz
SCK Clock Frequency for single commands [8]	F <sub>SCK, C</sub>	DC	_	133	MHz
SCK Clock Frequency for the following dual and quad commands: DOR, 4DOR, QOR, 4QOR, DIOR, 4DIOR, QIOR, 4QIOR	F <sub>SCK, C</sub>	DC	_	104	MHz
SCK Clock Frequency for the QPP, 4QPP commands	F <sub>SCK, QPP</sub>	DC	_	80	MHz
SCK Clock Period	P <sub>SCK</sub>	1/ F <sub>SCK</sub>	-	∞	
Clock High Time [9]	t <sub>WH</sub> , t <sub>CH</sub>	45% P <sub>SCK</sub>	-	-	ns
Clock Low Time [9]	t <sub>WL</sub> , t <sub>CL</sub>	45% P <sub>SCK</sub>	-	-	ns
Clock Rise Time (slew rate)	t <sub>CRT</sub> , t <sub>CLCH</sub>	0.1	-	-	V/ns
Clock Fall Time (slew rate)	t <sub>CFT</sub> , t <sub>CHCL</sub>	0.1	ı	_	V/ns
CS# High Time (Read Instructions) CS# High Time (Program/Erase)	t <sub>CS</sub> <sup>[11]</sup>	10 50	-	-	ns
CS# Active Setup Time (relative to SCK)	t <sub>CSS</sub>	3	-	-	ns
CS# Active Hold Time (relative to SCK)	t <sub>CSH</sub>	3	-	-	ns
Data in Setup Time	t <sub>SU</sub>	1.5	_	3000 [10]	ns
Data in Hold Time	t <sub>HD</sub>	2	_	_	ns
Clock Low to Output Valid	t <sub>V</sub>	_	-	8.0 <sup>[6]</sup> 7.65 <sup>[7]</sup> 6.5 <sup>[8]</sup>	ns
Output Hold Time	t <sub>HO</sub>	2	-	-	ns
Output Disable Time	t <sub>DIS</sub>	0	ı	8	ns
WP# Setup Time	t <sub>WPS</sub>	20 <sup>[5]</sup>	ı	_	ns
WP# Hold Time	t <sub>WPH</sub>	100 <sup>[5]</sup>	ı	_	ns
HOLD# Active Setup Time (relative to SCK)	t <sub>HLCH</sub>	3	ı	_	ns
HOLD# Active Hold Time (relative to SCK)	t <sub>CHHH</sub>	3	ı	_	ns
HOLD# Non-Active Setup Time (relative to SCK)	t <sub>HHCH</sub>	3	-	_	ns
HOLD# Non-Active Hold Time (relative to SCK)	t <sub>CHHL</sub>	3	_	_	ns
HOLD# Enable to Output Invalid	t <sub>HZ</sub>	_	_	8	ns
HOLD# Disable to Output Valid	t <sub>LZ</sub>	_	ı	8	ns

#### Notes:

- Notes:
  5. Only applicable as a constraint for WRR instruction when SRWD is set to a 1.
  6. Full V<sub>CC</sub> range (2.7 3.6V) and CL = 30 pF.
  7. Regulated V<sub>CC</sub> range (3.0 3.6V) and CL = 30 pF.
  8. Regulated V<sub>CC</sub> range (3.0 3.6V) and CL = 15 pF.
  9. ±10% duty cycle is supported for frequencies ≤ 50 MHz.
  10. Maximum value only applies during Program/Erase Suspend/Resume commands.
  11. When switching between die, a minimum time of t<sub>CS</sub> must be kept between the rising edge of one chip select and the falling edge of the other for operations and data to be valid.



#### **DDR AC Characteristics**

Table 7. DDR AC Characteristics 66 MHz and 80 MHz Operation

Parameter	Cumbal	66 MHz			80 MHz			Unit
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Unit
SCK Clock Frequency for DDR READ instruction	F <sub>SCK, R</sub>	DC	-	66	DC	_	80	MHz
SCK Clock Period for DDR READ instruction	P <sub>SCK, R</sub>	15	_	8	12.5	_	~	ns
Clock High Time	t <sub>WH</sub> , t <sub>CH</sub>	45% P <sub>SCK</sub>	_	_	45% P <sub>SCK</sub>	-	_	ns
Clock Low Time	t <sub>WL</sub> , t <sub>CL</sub>	45% P <sub>SCK</sub>	-	_	45% P <sub>SCK</sub>	_	-	ns
CS# High Time (Read Instructions)	t <sub>CS</sub>	10	_	-	10	_	_	ns
CS# Active Setup Time (relative to SCK)	t <sub>CSS</sub>	3	-	-	3	_	_	ns
CS# Active Hold Time (relative to SCK)	t <sub>CSH</sub>	3	-	-	3	_	_	ns
IO in Setup Time	t <sub>SU</sub>	2	_	3000 [13]	1.5	-	3000 <sup>[13]</sup>	ns
IO in Hold Time	t <sub>HD</sub>	2	_	_	1.5	-	_	ns
Clock Low to Output Valid	t <sub>V</sub>	0	-	6.5 <sup>[12]</sup>	_	_	6.5 <sup>[12]</sup>	ns
Output Hold Time	t <sub>HO</sub>	1.5	-	_	1.5	_	-	ns
Output Disable Time	t <sub>DIS</sub>	-	-	8	_	_	8	ns
Clock to Output Low Impedance	t <sub>LZ</sub>	0	_	8	0	_	8	ns
First IO to last IO data valid time	t <sub>IO_skew</sub>	-	_	600	-	ı	600	ps

#### **Capacitance Characteristics**

#### Table 8. Capacitance

	Parameter	Test Conditions	Min	Max	Unit
C <sub>IN</sub>	Input Capacitance (applies to SCK, CS#1, CS#2, RESET#)	1 MHz	_	16	pF
C <sub>OUT</sub>	Output Capacitance (applies to All I/O)	1 MHz	_	16	pF

#### Note:

For more information on capacitance, please consult the IBIS models.

#### Notes:

<sup>12.</sup> Regulated V<sub>CC</sub> range (3.0 - 3.6 V) and CL =15 pF.
13. Maximum value only applies during Program/Erase Suspend/Resume commands.



# **Data Integrity**

#### **Erase Endurance**

#### Table 9. Erase Endurance

Parameter	Minimum	Unit
Program/Erase cycles per main Flash array sectors	100	PE cycle
Program/Erase cycles per PPB array or non-volatile register array [14]	100	PE cycle

#### **Data Retention**

#### Table 10. Data Retention at 125 °C

Parameter	Test Conditions	Minimum Time	Unit
Data Retention Time	100 Program/Erase Cycles	> 20	Years

Contact Cypress Sales and FAE for further information on the data integrity. An application note is available at www.cypress.com/appnotes.


Document Number: 002-29555 Rev. \*\*

<sup>14.</sup> Each write command to a non-volatile register causes a PE cycle on the entire non-volatile register array. OTP bits and registers internally reside in a separate array that is not PE cycled.



#### **Ordering Information**

The ordering part number is formed by a valid combination of the following:



Cypress Stacked Memory 3.0 V-Only, Serial Peripheral Interface (SPI) Flash Memory

#### Notes:

- 1. EHPLC = Enhanced High Performance Latency Code table.
- 2. Uniform 256-kB sectors = All sectors are uniform 256-kB with a 512B programming buffer.



#### Valid Combinations — Military

Table 11 lists the configurations that are Military qualified and are planned to be available in volume. The table will be updated as new combinations are released. Consult your local sales representative to confirm availability of specific combinations and to check on newly released combinations.

Table 11. S70FL01GS Valid Combinations — Military

Valid Combinations - Military				40		
Base Ordering Part Number	Speed Option	Package and Temperature	Model Number	Packing Type	Package Marking <sup>[15]</sup>	
		BHE				
S70FL01GS	AG	BAE	C1	0	FL01GS + A + (temp) + H + (Model Number)	
		MHE				

#### Other Resources

#### **Cypress Flash Memory Roadmap**

www.cypress.com/product-roadmaps/cypress-flash-memory-roadmap

#### **Links to Software**

www.cypress.com/software-and-drivers-cypress-flash-memory

#### **Links to Application Notes**


www.cypress.com/appnotes

<sup>15.</sup> Package Marking omits the leading "S70" and package type



## **Physical Diagram**

#### SOIC 16 Lead, 300-mil Body Width




	DIMENSIONS			
SYMBOL	MIN.	NOM.	MAX.	
Α	2.35	-	2.65	
A1	0.10	-	0.30	
A2	2.05	-	2.55	
b	0.31	-	0.51	
b1	0.27	-	0.48	
С	0.20	-	0.33	
c1	0.20 -		0.30	
D	10.30 BSC			
E	10.30 BSC			
E1	7.50 BSC			
е	1.27 BSC			
L	0.40	-	1.27	
L1	1.40 REF			
L2	0.25 BSC			
N	16			
h	0.25	-	0.75	
Ð	0°	-	8°	
<del>0</del> 1	5°	-	15°	
<del>0</del> 2	0°	-	-	


#### NOTES:


- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M 1994.
- DIMENSION D DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
   MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.15 mm PER END. DIMENSION E1 DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION. SHALL NOT EXCEED 0.25 mm PER SIDE.
   D AND E1 DIMENSIONS ARE DETERMINED AT DATUM H.
   ★ THE PACKAGE TOP MAY BE SMALLER THAN THE PACKAGE BOTTOM. DIMENSIONS D. AND E1 ARE DETERMINED AT THE QUILMOST EXTREMES OF THE PLASTIC RODY.
- ⚠ THE PACKAGE TOP MAY BE SMALLER THAN THE PACKAGE BOTTOM. DIMENSIONS
  D AND E1 ARE DETERMINED AT THE OUTMOST EXTREMES OF THE PLASTIC BODY
  EXCLUSIVE OF MOLD FLASH, TIE BAR BURRS, GATE BURRS AND INTERLEAD
  FLASH, BUT INCLUSIVE OF ANY MISMATCH BETWEEN THE TOP AND BOTTOM OF
  THE PLASTIC BODY.
- ⚠ DATUMS A AND B TO BE DETERMINED AT DATUM H.
- 6. "N" IS THE MAXIMUM NUMBER OF TERMINAL POSITIONS FOR THE SPECIFIED PACKAGE LENGTH.
- ⚠ DIMENSION "b" DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.10 mm TOTAL IN EXCESS OF THE "b" DIMENSION AT MAXIMUM MATERIAL CONDITION. THE DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OF THE LEAD FOOT.
- ⚠ THIS CHAMFER FEATURE IS OPTIONAL. IF IT IS NOT PRESENT, THEN A PIN 1 IDENTIFIER MUST BE LOCATED WITHIN THE INDEX AREA INDICATED.
- LEAD COPLANARITY SHALL BE WITHIN 0.10 mm AS MEASURED FROM THE SEATING PLANE.




#### 24-Ball BGA 8 x 6 mm (ZSA024)









DIMENSIONS SYMBOL MIN. NOM. MAX. 1.20 Α A1 0.20 8.00 BSC D Ε 6.00 BSC 4.00 BSC D1 E1 4.00 BSC MD 5 ME 5 Øb 0.35 0.40 0.45 еD 1.00 BSC еE 1.00 BSC SD 0.00 SE

#### NOTES

- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING METHODS PER ASME Y14.5M-1994.
- 3. BALL POSITION DESIGNATION PER JEP95, SECTION 3, SPP-020.
- 4. e REPRESENTS THE SOLDER BALL GRID PITCH.
- 5. SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION. SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION. IN IS THE NUMBER OF POPULATED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X ME.

6 DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.

7 "SD" AND "SE" ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW.

WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW, "SD" OR "SE" = 0.

WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, "SD" = eD/2 AND "SE" = eE/2.

8. "+" INDICATES THE THEORETICAL CENTER OF DEPOPULATED BALLS.

41 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK, METALLIZED MARK INDENTATION OR OTHER MEANS.



# **Document History Page**

Document Title: S70FL01GS, Military 1 Gbit (128 Mbyte) 3.0 V SPI Flash Memory Document Number: 002-29555				
Revision	ECN	Submission Date	Description of Change	
**	6791282	02/05/2020	Initial release.	



#### Sales, Solutions, and Legal Information

#### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

cypress.com/mcu

cypress.com/wireless

#### **Products**

Arm® Cortex® Microcontrollers

Automotive

Clocks & Buffers

Interface

Internet of Things

Cypress.com/memory

cypress.com/memory

cypress.com/memory

cypress.com/memory

cypress.com/memory

Microcontrollers

PSoC cypress.com/psoc
Power Management ICs cypress.com/pmic
Touch Sensing cypress.com/touch
USB Controllers cypress.com/usb

Wireless Connectivity

#### PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

#### **Cypress Developer Community**

Community | Code Examples | Projects | Video | Blogs | Training | Components

#### **Technical Support**

cypress.com/support

© Cypress Semiconductor Corporation, 2020. This document is the property of Cypress Semiconductor Corporation and its subsidiaries ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress shall have no liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. CYPRESS DOES NOT REPRESENT, WARRANT, OR GUARANTEE THAT CYPRESS PRODUCTS, OR SYSTEMS CREATED USING CYPRESS PRODUCTS, WILL BE FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATALOSS OR THEFT, OR OTHER SECURITY INTRUSION (collectively, "Security Breach"). Cypress disclaims any liability relating to any Security Breach. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. "High-Risk Device" means any device or system whose failure could cause personal injury, death, or property damage. Examples of High-Risk Devices are weapons, nuclear installations, surgical implants, and other medical devices. "Critical Component" means any component of a High-Risk Device whose failure to perform can be reasonably expected to cause, directly or indirectly, the failure of

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 002-29555 Rev. \*\* Revised February 5, 2020 Page 17 of 17