

# Translation Loop, PLL, VCO Module

# Data Sheet **[ADF4401A](http://www.analog.com/ADF4401A?doc=ADF4401A.pdf)**

# <span id="page-0-0"></span>**FEATURES**

**RF output frequency range: 62.5 MHz to 8000 MHz VCO frequency range: 4 GHz to 8 GHz 9 fs rms jitter at 8 GHz output 17 dBm IF output power at 6 GHz RF output 90 dBc LO\_IN to RF output 90 dBc spurious-free dynamic range Low phase noise, voltage controlled oscillator Programmable divide by 1, 2, 4, 8, 16, 32, or 64 output 3.3 V analog, digital, and mixer power supplies 5 V amplifier and VCO power supply RF output mute function [18.00 mm × 18.00 mm, 80-terminal LGA\\_CAV](#page-38-0) Supported in th[e ADIsimPLL d](https://www.analog.com/ADIsimPLL?doc=ADF4401A.pdf)esign tool**

### <span id="page-0-1"></span>**APPLICATIONS**

**Instrumentation and measurement Automated test equipment Aerospace and defense**

### <span id="page-0-3"></span>**GENERAL DESCRIPTION**

The ADF4401A is a fully integrated, system in package (SiP) translation loop (also known as an offset loop) module that includes a voltage controlled oscillator (VCO) and calibration phase-locked loop (PLL) circuit. Designed for highly jitter sensitive applications, this solution reduces board space and complexity compared to traditional discrete translation loop solutions designed on a printed circuit board (PCB). The time to market is significantly reduced by taking advantage of this highly integrated solution with in package circuitry and enhanced isolation that attenuates spurious components. The ADF4401A provides a frequency synthesis solution for engineers designing highly competitive systems.

The ADF4401A requires an external phase detector or phase frequency detector (PFD) and an external local oscillator (LO) to form a frequency synthesis solution.

<span id="page-0-2"></span>

The ADF4401A implements an integrated downconversion mixing stage in the feedback loop that sets the loop gain to 1 and minimizes the in band phase noise. By combining the frequency downconversion stage and low noise, integrated, wideband, VCO technology from Analog Devices, Inc., the ADF4401A offers a wideband jitter performance of 9 fs rms at 8 GHz output. The output jitter performance is largely dependent on the performance of the external offset LO.

The ADF4401A module uses an internal PFD and VCO calibration circuitry to select the appropriate VCO band. The user can disable the calibration circuitry and close the loop using the external PFD. All on-chip registers are controlled via a serial port interface (SPI).

#### **Rev. 0 [Document Feedback](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=ADF4401A.pdf&product=ADF4401A&rev=0)**

**Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringementsof patents or other rights ofthird parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.**

**One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.** ©2020 Analog Devices, Inc. All rights reserved. **[Technical Support](http://www.analog.com/en/content/technical_support_page/fca.html) [www.analog.com](http://www.analog.com/)** 

# **TABLE OF CONTENTS**



# <span id="page-1-0"></span>**REVISION HISTORY**

12/2020-Revision 0: Initial Version



# <span id="page-2-0"></span>SPECIFICATIONS

Supply voltage  $(AV_{DD})$  = VCC\_PLL = VCC\_CAL = VRF\_INT = VRF\_OUT = VCC\_DIV = VCC\_NDIV = VCC\_REG = VCC\_MIX = 3.3 V ± 5%, VCC\_VCO = VCC\_RF = VCC\_IF1 = VCC\_IF2 = 5 V ± 5%, GND = 0 V, dBm referred to 50 Ω, and T<sub>A</sub> = −25°C to +85°C, unless otherwise noted.

#### **Table 1.**



# [ADF4401A](http://www.analog.com/ADF4401A?doc=ADF4401A.pdf) Data Sheet



# Data Sheet **[ADF4401A](http://www.analog.com/ADF4401A?doc=ADF4401A.pdf)**



<sup>1</sup> RF8N = 6.5 GHz, LO\_IN = 6 GHz, and the reference to external PFD (REF\_PFD) = 500 MHz. SMA100B is used as both the LO\_IN signal and the REF\_PFD signal.

# <span id="page-5-0"></span>**TIMING CHARACTERISTICS**

Se[e Figure 2,](#page-5-1) [Figure 3,](#page-5-2) an[d Figure 4.](#page-5-3)

#### <span id="page-5-4"></span>**Table 2. SPI Timing**



### **Timing Diagrams**

<span id="page-5-2"></span><span id="page-5-1"></span>

<span id="page-5-5"></span><span id="page-5-3"></span>Figure 5. 3-Wire, MSB First, Descending Data, Streaming

# <span id="page-6-0"></span>ABSOLUTE MAXIMUM RATINGS

 $T_A = 25^{\circ}$ C, unless otherwise noted.

#### **Table 3.**



 $1$  GND = 0 V.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

# <span id="page-6-1"></span>**THERMAL RESISTANCE**

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Careful attention to PCB thermal design is required.

 $\theta_{JA}$  is the natural convection, junction to ambient thermal resistance measured in a one cubic foot sealed enclosure.  $\theta_{\text{IC}}$  is the junction to case thermal resistance.

#### **Table 4. Thermal Resistance**



<sup>1</sup> Test Condition 1: thermal impedance simulated values are based on use of a 4-layer PCB with the thermal impedance paddle soldered to a ground plane.

# <span id="page-6-2"></span>**ELECTROSTATIC DISCHARGE (ESD) RATINGS**

The following ESD information is provided for handling of ESD-sensitive devices in an ESD protected area only.

Human body model (HBM) per ANSI/ESDA/JEDDEC JS-001. Charged device model (CDM) per ANSI/ESDA/JEDEC JS-002.

### **ESD Ratings for ADF4401A**

#### **Table 5. ADF4401A, 80-Terminal LGA\_CAV**



<sup>1</sup> All pins except IFOUT rated at ±2500 V HBM classification test level (Class 2). 2 All pins except IFOUT, LO\_IN, RF8P, and RF8N rated at ±500 V CDM classification test level (Class C2A). RF8P pin and RF8N pin rated at ±250 V CDM classification test level (Class C1).

### <span id="page-6-3"></span>**ESD CAUTION**



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

# <span id="page-7-0"></span>PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 6. Pin Configuration, Top View

#### **Table 6. Pin Function Descriptions**





# [ADF4401A](http://www.analog.com/ADF4401A?doc=ADF4401A.pdf) Data Sheet

# <span id="page-9-0"></span>TYPICAL PERFORMANCE CHARACTERISTICS



Figure 7. Open-Loop VCO Phase Noise, 4.0 GHz, VCC\_VCO = 5 V



Figure 8. Open-Loop VCO Phase Noise, 5.7 GHz, VCC\_VCO = 5 V



Figure 9. Open-Loop VCO Phase Noise, 8.0 GHz, VCC\_VCO = 5 V



Figure 10. Open-Loop VCO Phase Noise over Temperature, 8.0 GHz,  $VCC_VCO = 5 V$ 



Figure 11. RF8N Single-Ended Output Power, De-Embedded Board and Cable Measurement, (3.3 nH Inductors, 10 pF AC Coupling Capacitors Limit Power at Low Frequencies), Maximum Power Setting



Figure 12. RF8P and RF8N Output Harmonics, De-Embedded Board and Cable Measurement, Combined Using Balun

Data Sheet **[ADF4401A](http://www.analog.com/ADF4401A?doc=ADF4401A.pdf)** 



# [ADF4401A](http://www.analog.com/ADF4401A?doc=ADF4401A.pdf) Data Sheet



Figure 19. Spurious Signals on RF Output Within ±100 MHz Offset from Carrier



Figure 20. Spurious Signals on RF Output Outside of ±100 MHz Offset from Carrier



Figure 21. Closed-Loop Phase Noise at 6.45 GHz Output, LO\_IN = 6 GHz, SMA100B Used as External LO and Reference to External Phase Detector



Figure 22. LO\_IN to IFOUT Feedthrough for Different LO\_IN Frequencies

<span id="page-12-0"></span>

Figure 23. ADF4401A Translation Loop Block Diagram

<span id="page-12-1"></span>The ADF4401A is an SiP translation loop (offset loop) module that includes the VCO and calibration PLL circuit, a downconversion mixer, and RF and IF amplifiers. This SiP translates the lower REF\_PFD frequency of the external PFD up to a higher frequency range of 4 GHz to 8 GHz, as determined by the LO\_IN pin.

The phase noise in a PLL circuit can be described as having two components: a flat noise component known as the PLL noise floor and a 1/f noise profile component known as the PLL 1/f noise.

A PLL circuit with a low N divider value allows the user to design a frequency synthesizer with correspondingly low phase noise performance. See th[e RF N Divider](#page-13-5) section for more information.

The translation loop synthesizer decouples the required channel spacing from the N divider value to optimize the phase noise of the PLL. In this translation loop synthesizer circuit,  $N = 1$  is used.

As shown i[n Figure](#page-12-1) 23, the ADF4401A locks the higher RF output frequency range of 4 GHz to 8 GHz to the REF\_PFD frequency of the external PFD. The integrated mixer and the LO\_IN pin perform the divider function of this PLL circuit. The integrated RF amplifiers provide the required LO isolation, and the IF amplifiers provide the required external IFOUT levels.

With the LO in the feedback loop, the equation at the external PFD is as follows for high-side injection (IF = LO − RF):

 $REF\_PFD/R = (LO\_IN - RF8x)/N$ 

where: R is the R divider. N is the N divider.

For low-side injection ( $IF = RF - LO$ ),

 $REF\_PFD/R = (RF8x - LO\_IN)/N$ 

In this circuit, R and  $N = 1$ . Thus, the output frequency is  $RF8x = LO$   $IN \pm REF$  PFD.

# <span id="page-13-0"></span>CIRCUIT DESCRIPTION **RF AMPLIFIER**

<span id="page-13-1"></span>The ADF4401A integrates an RF amplification stage between the VCO output stage and the RF input of the mixer (se[e Figure 24\)](#page-13-6). The primary function of the RF amplifiers is to provide the required drive level for the mixer and increase the effective isolation of the LO on the RF output. A high-pass filter (HPF) helps ensure spectral purity at the RF output and minimizes the IF feedthrough to the RF output of the ADF4401A.



# <span id="page-13-6"></span><span id="page-13-2"></span>**DOWNCONVERSION MIXER**



Figure 25. Downconversion Mixer

The mixer selected for the translation loop meets the following requirements:

- Operates in the required frequency range
- High RF to LO isolation
- Low noise figure

The LO\_IN pin is connected to the mixer LO input. An optional doubler on the LO path allows the user to select either the LO\_IN frequency or 2× LO\_IN frequency to drive the downconversion mixer. This doubler reduces the requirement for external LO frequencies considerably.

# <span id="page-13-3"></span>**IF AMPLIFIER**

The ADF4401A integrates an IF amplification stage between the output of the mixer and the IFOUT pin (se[e Figure 26\)](#page-13-7). The IF amplifier increases the LO to IF isolation of the mixer and provides the required 15 dBm IFOUT drive level. Low-pass filters (LPFs) placed before and after the IF amplifier remove unwanted high frequency products from the mixer.



# <span id="page-13-7"></span><span id="page-13-4"></span>**CALIBRATION REFERENCE INPUT**

[Figure 27](#page-13-8) shows the reference input stage of the calibration PLL. This reference input assists the VCO in selecting the most appropriate VCO band for optimal performance. When the

appropriate band is selected, the reference input can be shut down, and the VCO can be locked with an external PFD circuit.

The reference input can accept both single-ended and differential signals. Use the reference mode bit (REG0022, Bit 6) to select the input mode. To use a differential signal on the reference input, program REG0022, Bit 6 to 1. When using a differential signal, SW1 and SW2 are open, SW3 and SW4 are closed, and the current source that drives the differential pair of transistors switches on. The differential signal is buffered and provided to an emitter coupled logic (ECL) to the CMOS converter.

When a single-ended signal is used as the reference, connect the reference signal to REFP and program REG0022, Bit 6 to 0. When using a single-ended signal, SW1 and SW2 are closed, SW3 and SW4 are open, and the current source that drives the differential pair of transistors switches off.



Figure 27. Reference Input Stage, Differential Mode

# <span id="page-13-8"></span><span id="page-13-5"></span>**RF N DIVIDER**

The RF N divider allows a division ratio in the calibration PLL feedback path. Determine the division ratio by the integer value of N (INT), main fractional value (FRAC1), auxiliary fractional value (FRAC2), and auxiliary modulus value (MOD2) that the RF N divider comprises.

# **INT, FRAC1, FRAC2, MOD1, MOD2, and R Counter Relationship**

The INT, FRAC1, FRAC2, MOD1, and MOD2 values, in conjunction with the R counter, make it possible to generate output frequencies that are spaced by fractions of the PDF frequency ( $f_{\text{PFD}}$ ). For more information, see the VCO [Calibration, a Worked Example](#page-18-0) section.

Calculate the VCO output frequency ( $f_{VCO\_OUT}$ ) using the following equation:

$$
f_{VCO\_OUT} = f_{PFD} \times N \tag{1}
$$

Calculate  $f_{\text{PFD}}$  using the following equation:

$$
f_{\rm PFD} = R E F_{IN} \times \frac{1}{R \times (1+T)}
$$
\n(2)

where:

 $REF_{IN}$  is the reference frequency input. R is the preset divide ratio of the binary 5-bit programmable reference counter (1 to 32).

T is the REF $<sub>IN</sub>$  divide by 2 bit (0 or 1).</sub>

Calculate the desired value of the feedback N counter using the following equation:

$$
N = INT + \frac{FRAC1 + \frac{FRAC2}{MOD2}}{MOD1}
$$
 (3)

where:

 $INT$  is the 16-bit integer value. In integer mode,  $INT = 16$  to 32,767 for the 4/5 prescaler, and 64 to 65,535 for the 8/9 prescaler. In fractional mode, INT = 23 to 32,767 for the 4/5 prescaler, and 75 to 65,535 for the 8/9 prescaler.

FRAC1 is the numerator of the primary modulus (0 to 33,554,431). FRAC2 is the numerator of the 14-bit auxiliary modulus (0 to 16,383).

MOD2 is the programmable, 14-bit auxiliary fractional modulus (2 to 16,383).

MOD1 is a 25-bit primary modulus with a fixed value of  $2^{25} = 33,554,432.$ 

Equation 1, Equation 2, and Equation 3 result in a low frequency resolution with no residual frequency error.

To apply Equation 3, perform the following steps:

- 1. Calculate N by dividing fvco\_our/fPFD. The integer value of this number forms INT.
- 2. Subtract INT from the full N value.
- 3. Multiply the remainder by  $2^{25}$ . The integer value of this number forms FRAC1.
- 4. Calculate MOD2 based on the channel spacing frequency (f<sub>CHSP</sub>) using the following equation:

$$
MOD2 = f_{PFD}/GCD(f_{PFD}, f_{CHSP})
$$
\n(4)

where:

f<sub>CHSP</sub> is the desired channel spacing frequency. GCD(fPFD, fCHSP) is the greatest common divisor of the PFD frequency and the channel spacing frequency.

5. Calculate FRAC2 using the following equation:

$$
FRAC2 = ((N - INT) \times 2^{25} - FRAC1) \times MOD2 \tag{5}
$$

The FRAC2 fraction and MOD2 fraction result in outputs with zero frequency error for channel spacing when

$$
f_{\rm PFD}/\text{GCD}(f_{\rm PFD}, f_{\rm CHSP}) = MOD2 < 16,383\tag{6}
$$

If zero frequency error is not required, the MOD1 and MOD2 denominators operate together to create a 39-bit resolution modulus.

### **R Counter**

The 5-bit R counter allows the input reference frequency (input to REFP and REFN) to be divided down to produce the reference clock to the PFD. Division ratios from 1 to 32 are allowed.

# <span id="page-14-0"></span>**PFD AND CHARGE PUMP**

The calibration PFD takes inputs from the internal R counter and N counter and produces an output proportional to the phase and frequency difference between them[. Figure 28](#page-14-2) is a simplified schematic of the PFD. The PFD includes a fixed delay element that sets the width of the antibacklash pulse. This pulse ensures that there is no dead zone in the PFD transfer function and provides a consistent reference spur level. Set the phase detector polarity to positive on this device because of the positive tuning of the VCO.



# <span id="page-14-2"></span><span id="page-14-1"></span>**MUXOUT AND VCO CALIBRATION LOCK DETECT**

The output multiplexer on the ADF4401A allows the user to access various internal points on the chip. [Figure 29](#page-14-3) shows the MUXOUT section in block diagram form. The lock detect indicator is only for the calibration PLL.



<span id="page-14-3"></span>Figure 29. MUXOUT Schematic

# <span id="page-15-0"></span>**DOUBLE BUFFERS**

The FRAC1 value, FRAC2 value, MOD2 value, reference doubler, reference divide by 2 (RDIV2), R counter value, and charge pump current setting are double buffered in the ADF4401A. Two events must occur before the ADF4401A uses a new value for any of the double buffered settings. First, the new value must latch into the device by writing to the appropriate register, and second, a new write to the REG0010 register must be performed.

For example, to ensure that the MOD2 value loads correctly, the REG0010 register must be written to every time the MOD2 value updates.

# <span id="page-15-1"></span>**VCO**

The VCO core in the ADF4401A consists of four separate VCO cores: Core A, Core B, Core C, and Core D. Each core uses 256 overlapping bands, which allows the device to cover a wide frequency range with small VCO sensitivity  $(K_V)$  and optimal phase noise and spurious performance.

The proper VCO and band are chosen automatically by the VCO and band select logic whenever the REG0010 register is updated and automatic calibration is enabled. The VTUNE pin is disconnected from the output of the loop filter and is connected to an internal reference voltage.

The R counter output is used as the clock for the band select logic. After band selection, normal PLL action resumes. The nominal value of K<sub>V</sub> along with an average value are shown in [Figure 30](#page-15-4) when the N divider is driven from the VCO output, or the K<sup>V</sup> value is divided by D. D is the output divider value if the N divider is driven from the RF output divider.

The VCO shows the variation of  $K_V$  as the tuning voltage, VTUNE, varies both within the band and from band to band. For wideband applications covering a wide frequency range (and changing output dividers), a value of 80 MHz/V provides the most accurate K<sub>V</sub>, because this value is closest to the average value.

<span id="page-15-4"></span>

# <span id="page-15-2"></span>**OUTPUT STAGE**

The RF8P and RF8N pins of the ADF4401A connect to the collectors of a bipolar negative positive negative (NPN) differential pair driven by buffered outputs of the VCO, as shown in [Figure 31.](#page-15-5)  The ADF4401A contains internal 50  $\Omega$  resistors connected to the VRF\_OUT pins. To optimize the power dissipation vs. the output power requirements, the tail current of the differential pair is programmable using REG0025, Bits[1:0]. Four current levels can be set. These levels provide approximate output power levels of −4 dBm, −1 dBm, 2 dBm, and 5 dBm. Levels of −4 dBm and  $-1$  dBm can be achieved by ac coupling into a 50  $\Omega$  load. The 2 dBm and 5 dBm levels must be used with an external shunt inductor to VRF\_OUT, or else the output stage may compress. An inductor has a narrower operating frequency than a 50  $\Omega$ resistor. For accurate power levels, refer to th[e Typical](#page-9-0)  [Performance Characteristics](#page-9-0) section. Add an external shunt inductor to provide higher power levels, which is less wideband than the internal bias only. Terminate the unused complementary output with a circuit similar to the used output.



### <span id="page-15-5"></span><span id="page-15-3"></span>**SPI**

The SPI of the ADF4401A allows the user to configure the device as required via a 3-wire or 4-wire SPI port. This interface provides users with added flexibility and customization. The SPI consists of four control lines: SCLK, SDIO, CS, and MUXOUT. MUXOUT is the serial data output in 4-wire SPI mode. The timing requirements for the SPI port are detailed in [Table 2.](#page-5-4)

The SPI protocol consists of a read and write bit and 15 register address bits, followed by eight data bits. Both the address and data fields are organized with the MSB first and end with the LSB by default[. Figure 3 a](#page-5-2)n[d Figure 4 s](#page-5-3)how the timing diagrams for SPI writes and reads, respectively. The significant bit order can be changed via the REG0000 register, Bit 1 (LSB\_FIRST) setting, and the related timing diagram is shown i[n Figure 2.](#page-5-1)

The ADF4401A input logic level for the write cycle is compatible with a 1.8 V logic level. On a read cycle, both the SDIO and MUXOUT pins are configurable for 1.8 V (default) or 3.3 V output levels by the LEV\_SEL bit setting.

# **SPI Stream Mode**

The ADF4401A supports stream mode, where data bits are loaded to or read from registers serially without writing the register address (instruction word). Stream mode is useful in time critical applications when a large amount of data must be transferred or when some registers must be updated repeatedly.

The slave device starts reading or writing data to this address and continues as long as  $\overline{CS}$  is asserted and single-byte writes are not enabled (Bit 7 in the REG0001 register). The slave device automatically increments or decrements the address depending on the setting of the address ascension bit (Bit 2 in the REG0000 register).

The instruction header starts with a Logic 0 to indicate a write sequence and addresses the register. Then, the data for registers  $(N, N - 1, and N - 2)$  are loaded consecutively without any assertion in  $\overline{\text{CS}}$ .

The registers are organized into eight bits, and if a register requires more than eight bits, sequential register addresses are used. This organization enables using stream mode and simplifies loading. For example, FRAC1WORD is stored in the REG0017, REG0016, REG0015, and REG0014 registers (MSB to LSB). These registers can be loaded by using the REG0016 register and sending the whole 24-bit data afterward, as shown i[n Figure 5.](#page-5-5) 

# <span id="page-17-0"></span>APPLICATIONS INFORMATION **DEVICE SETUP**

<span id="page-17-1"></span>The recommended sequence of steps to set up the ADF4401A are as follows:

- 1. Set up the SPI.
- 2. Perform the initialization sequence.
- 3. Perform the frequency update sequence for the internal PLL.
- 4. Change the mode from internal PLL to external PFD.
- 5. Perform the frequency update sequence for the translation loop.

# **Step 1: Set Up the SPI**

Initialize the SPI. Write the values i[n Table 7 t](#page-17-2)o the REG0000 register and REG0001 register.

### <span id="page-17-2"></span>**Table 7. SPI Setup**



# **Step 2: Initialization Sequence**

Write to each register in reverse order from Address 0x7C to Address 0x10. Select the appropriate values to generate the desired frequency. The frequency update sequence follows to generate the desired output frequency.

# **Step 3: Frequency Update Sequence (Internal PLL)**

Frequency updates require updating MOD2, FRAC1, FRAC2, and INT. Therefore, the update sequence must be as follows:

- 1. REG001A (new MOD2WORD[13:8])
- 2. REG0019 (new MOD2WORD[7:0])
- 3. REG0018 (new FRAC2WORD[13:7])
- 4. REG0017 (new FRAC2WORD[6:0])
- 5. REG0016 (new FRAC1WORD[23:16])
- 6. REG0015 (new FRAC1WORD[15:8])
- 7. REG0014 (new FRAC1WORD[7:0])
- 8. REG0011 (new BIT\_INTEGER\_WORD[15:8])
- 9. REG0010 (new BIT\_INTEGER\_WORD[7:0])

The frequency change occurs on the write to the REG0010 register.

The unchanged registers do not need to be updated. For example, for an integer N PLL configuration (fractional parts are not used), skip Step 1 to Step 7. In this case, the only required updates are the REG0011 register and REG0010 register.

# **Step 4: External PFD Operation**

The VTUNE input is switched to the external PFD and the VCO locks using the translation loop module.

To improve performance, it is recommended to power off the internal PLL synthesizer by setting REG001E, Bit  $2 = 1$ .

Alternatively, if the switching speed between frequencies is to be minimized, leave the internal PLL powered up and take the following steps:

- 1. Place the internal PLL charge pump in tristate. REG003E,  $\text{Bits}[3:2] = 0.$
- 2. Disable the fractional-N  $\Sigma$ - $\Delta$  engine, REG002B, Bit 0 = 1.
- 3. Set the R divider to 0. REG001F, Bits $[4:0] = 0$ .
- 4. Set the N divider to the maximum value, 65535. REG0010, Bits[7:0] = 255 and REG0011, Bits[7:0] = 255.

# **Step 5: Frequency Update Sequence (Translation Loop)**

Change the external PFD frequency and external LO frequency, if required. Frequency updates require reenabling the internal PFD, switching VTUNE to use the internal PFD, and locking the VCO with the new frequency. Then, the VTUNE input is switched to the external PFD, and the VCO locks to the new frequency using the translation loop module.



Figure 32. ADF4401A Evaluation Setup Block Diagram

# <span id="page-18-0"></span>**VCO CALIBRATION, A WORKED EXAMPLE**

Internal PLL blocks (internal PFD and internal N and R dividers) are used for VCO calibration. All parameters are referred to as internal PLL in this section. Use the following equations to program the ADF4401A synthesizer:

$$
f_{\text{RFOUT}} = \left( INT + \frac{FRAC1 + \frac{FRAC2}{MOD2}}{MOD1} \right) \times \frac{f_{\text{PFD}}}{RF \; Divider} \tag{7}
$$

where:

 $f_{\text{RFOUT}}$  is the RF output frequency. INT is the integer division factor. FRAC1 is the fractionality. FRAC2 is the auxiliary fractionality. MOD1 is the fixed 25-bit modulus. MOD2 is the auxiliary modulus. RF Divider is the output divider that divides down the VCO frequency.  $f_{\rm PFD} = REF_{IN} \times (1/(R \times (1+T)))$  (8)

where:

REF<sub>IN</sub> is the reference frequency input.

R is the reference division factor.

T is the reference divide by 2 bit (0 or 1).

For example, in a universal mobile telecommunication system (UMTS), where a 2112.8 MHz  $f_{\text{RFOUT}}$  is required, a 122.88 MHz  $REF_{IN}$  is available. The ADF4401A VCO operates in the frequency range of 4 GHz to 8 GHz. Therefore, the RF divider of 2 must be used (VCO frequency =  $4225.6$  MHz,  $RF_{OUT}$  = VCO frequency/ $RF$ divider = 4225.6 MHz/2 = 2112.8 MHz).

The feedback path is also important. In this example, the VCO output is fed back before the output divider (se[e Figure 33\)](#page-18-1).

In this example, the 122.88 MHz reference signal is divided by 2 to generate a f<sub>PFD</sub> of 61.44 MHz. The desired channel spacing frequency is 200 kHz.



Figure 33. Loop Closed Before Output Divider

<span id="page-18-1"></span>The values used in this worked example are as follows:

$$
N = f_{VCO\_OUT}/f_{PFD} = 4225.6 \text{ MHz}/61.44 \text{ MHz} = 68.7760416666666667
$$
\n(9)

where:

N is the desired value of the feedback counter, N.

 $f_{VCO\_OUT}$  is the output frequency of the VCO without using the output divider.

 $f_{\text{PFD}}$  is the frequency of the phase frequency detector.

$$
INT = INT(VCO frequency/f_{\rm PFD}) = 68 \tag{10}
$$

$$
FRAC = 0.7760416666666667 \tag{11}
$$

where FRAC is the fractional part of the N.

$$
MOD1 = 33,554,432 \tag{12}
$$

$$
FRAC1 = INT(MOD1 \times FRAC) = 26,039,637 \tag{13}
$$

$$
Remainder = 0.3333333333 \text{ or } 1/3 \tag{14}
$$

$$
MOD2 = f_{\text{PPD}}/GCD(f_{\text{PPD}}, f_{\text{CHSP}}) =
$$

$$
61.44 \text{ MHz/GCD}(61.44 \text{ MHz}, 200 \text{ kHz}) = 1536 \tag{15}
$$

where GCD is the greatest common divider operant.

$$
FRAC2 = Remainder \times 1536 = 512 \tag{16}
$$

# [ADF4401A](http://www.analog.com/ADF4401A?doc=ADF4401A.pdf) Data Sheet

From Equation 8,

 $f_{\text{PFD}} = (122.88 \text{ MHz} \times (1/2) = 61.44 \text{ MHz}$  (17)  $2112.8 \text{ MHz} = 61.44 \text{ MHz} \times ((INT + (FRAC1 +$  $FRAC2/MOD2/(2^{25})/2$  (18)

where:  $INT = 68$ .  $FRAC1 = 26,039,637.$  $MOD2 = 1536.$  $FRAC2 = 512.$ RF Divider = 2.

# <span id="page-19-0"></span>**VCO CALIBRATION TIME**

The VCO calibration settling time divides into a number of settings. The total lock time for changing frequencies is the sum of the four separate times: synthesizer lock, VCO band selection, automatic level calibration (ALC), and calibration PLL settling time.

# **Synthesizer Lock**

The synthesizer lock timeout ensures that the VCO calibration DAC, which forces the VCO tune voltage (VTUNE), has settled to a steady value for the band select circuitry. SYNTH\_LOCK\_ TIMEOUT and timeout select the length of time the DAC is allowed to settle to the final voltage before the VCO calibration process continues to the next phase (VCO band selection).

The PFD frequency is the clock for this logic, and the duration is set using the following equation:

$$
\frac{SYNTH\_LOCAL\_TIMEOUT \times 1024 + timeout}{f_{PFD}} \tag{19}
$$

where:

SYNTH\_LOCK\_TIMEOUT is programmed in REG0033. Timeout is programmed in REG0031 and REG0032.

The calculated time must be greater than or equal to  $20 \mu s$ .

For the SYNTH\_LOCK\_TIMEOUT bit, the minimum value is 2 and the maximum value is 31. For the timeout bit, the minimum value is 2 and the maximum value is 1023.

# **VCO Band Selection**

VCO\_BAND\_DIV (programmed in the REG0030 register) and the fPFD are used to generate the VCO band selection clock as follows:

$$
f_{BSC} = \frac{f_{PFD}}{VCO\_BAND\_DIV}
$$
 (20)

where  $f_{BSC}$  is the band select clock frequency.

The calculated frequency must be less than 2.4 MHz.

16 clock cycles are required for one VCO core and band calibration step, and the total band selection process takes 11 steps, resulting in the following equation:

$$
11 \times \frac{16 \times VCO\_BAND\_DIV}{f_{PFD}}
$$
 (21)

The minimum value for VCO\_BAND\_DIV is 1 and the maximum value is 255.

# **Automatic Level Calibration**

Use the ALC function to choose the correct bias current in the ADF4401A VCO core. The duration required for the VCO bias voltage to settle for each step is set by the following equation:

$$
\frac{VCO\_ALC\_TIMEOUT \times 1024 + timeout}{f_{PFD}} \tag{22}
$$

where

VCO\_ALC\_TIMEOUT and timeout are programmed in the REG0034, REG0032, and REG0031 registers.

The calculated time must be greater than or equal to 50  $\mu$ s.

The total ALC takes 63 steps, as shown in the following equation:

$$
63 \times \frac{VCO\_ALC\_TIMEOUT \times 1024 + timeout}{f_{PFD}} \tag{23}
$$

The minimum value for VCO\_ALC\_TIMEOUT is 2, and the maximum value is 31.

# **Calibration PLL Settling Time**

The time taken for the loop to settle is inversely proportional to the low-pass filter bandwidth. The settling time is accurately modeled in th[e ADIsimPLL](http://www.analog.com/ADIsimPLL?doc=ADF4401A) design tool.

### **Calibration Lock Time, a Worked Example**

Assume that  $f_{\text{PPD}} = 61.44 \text{ MHz}$ ,

$$
VCO\_BAND\_DIV = Ceiling(f_{PFD}/2,400,000) = 26 \tag{24}
$$

where Ceiling() rounds up to the nearest integer.

$$
SYNTH\_LOCAL\_TIMEOUT \times 1024 + timeout > 1228.8
$$
 (25)

$$
VCO\_ALC\_TIMEOUT \times 1024 + timeout > 3072
$$
 (26)

There are several suitable values that meet these criteria. By considering the minimum specifications, the following values are the most suitable:

- SYNTH\_LOCK\_TIMEOUT = 2 (minimum value)
- VCO ALC TIMEOUT = 3
- $Timeout = 2$

Much faster lock times than those detailed in this data sheet are possible by bypassing the calibration processes. See th[e AN-](https://www.analog.com/media/en/technical-documentation/application-notes/AN-2005.pdf)[2005 Application Note](https://www.analog.com/media/en/technical-documentation/application-notes/AN-2005.pdf) for more information.

# <span id="page-19-1"></span>**LOCAL OSCILLATOR (LO\_IN)**

The selection of an external LO to the ADF4401A is of critical importance. Because the divider function has been replaced by a mixer, the phase noise of the external LO modulates the carrier frequency inside the PLL loop bandwidth and dominates the measured phase noise. For this reason, only the highest performance LO sources, such as voltage controlled surface acoustic wave (SAW) oscillators (VCSOs), comb generators, and dielectric resonator oscillators (DROs), are recommended.

# <span id="page-20-0"></span>**EXTERNAL PHASE DETECTOR**

To take advantage of the ability of the architecture of offset loop PLLs to generate extremely low noise carrier frequencies, it is important to use a phase detector or PFD that can operate at high frequencies, minimizing the need for any dividers that can degrade the in band noise response.

The 1.3 GHz phase comparison frequency of th[e HMC3716](http://www.analog.com/HMC3716?doc=ADF4401A.pdf) makes it ideal for use with the IF range of the ADF4401A. The ability of such a circuit to compare both frequency and phase means no additional circuitry is required to steer the frequency to the intended output frequency.

Mixers can also be used as phase detectors, but these require additional circuitry to steer the frequency within the capture range of the mixer (the intended frequency  $\pm$  the external loop bandwidth).

# <span id="page-20-1"></span>**PHASE DETECTOR REFERENCE**

In addition to choosing a low noise LO source and high frequency low noise phase detector, the reference frequency to the external phase detector is also of critical importance. For most applications, the external phase detector reference must have fast switching and high resolution. For this reason, direct digital synthesizers (DDSs) are highly recommended. A devices like th[e AD9162](http://www.analog.com/AD9162?doc=ADF4401A.pdf) is suitable and cover the IF range of the ADF4401A.

### <span id="page-20-2"></span>**POWER SUPPLIES**

To ensure optimal performance, connect a low noise regulator, such as the [ADM7150,](http://www.analog.com/ADM7150?doc=ADF4401A.pdf) to all supply pins.

# <span id="page-20-3"></span>**PCB DESIGN GUIDELINES**

Connect all of the GND pins to as large a copper pour or plane area as possible on the top layer. Avoid breaking the ground connection between the external components and the ADF4401A.

For optimal heatsinking, use vias to connect the GND copper area to the internal ground planes of the PCB. Liberally distribute these GND vias to provide both an optimal ground connection and thermal path to the internal planes of the PCB. Pay attention to the location and density of the thermal vias.

The ADF4401A can benefit from the heatsinking afforded by vias that connect to internal GND planes at these locations due to their proximity to internal power handling components. The optimum number of thermal vias depends on the PCB design. For example, a PCB may use small via holes and therefore must employ more thermal vias than a board that uses larger holes.

For a microwave PLL and VCO synthesizer, such as the ADF4401A, care must be taken with the board stackup and layout. Do not use FR4 material because it can cause signal power loss above 3 GHz. Instead, the Rogers 4350, Rogers 4003, or Rogers 3003 dielectric material is suitable.

Care must be taken with the RF output traces to minimize discontinuities and ensure optimal signal integrity. Via placement and grounding are critical.

# <span id="page-20-4"></span>**OUTPUT MATCHING**

The RF8P and RF8N pins can be ac-coupled to the next circuit, if desired. However, if higher output power is required, use a pull-up inductor to VRF\_OUT to increase the output power level as shown i[n Figure 34.](#page-20-5) 



<span id="page-20-5"></span>When differential outputs are not needed, terminate the unused output or combine the outputs using a balun.

For frequencies below 2 GHz, use a 100 nH inductor instead of a 7.5 nH inductor on the RF8P and RF8N pins.

The RF8P and RF8N pins are a differential circuit. Provide each output with the same (or similar) components where possible, such as a similar shunt inductor value, bypass capacitor, and termination.

# <span id="page-21-0"></span>REGISTER SUMMARY

### **Table 8. ADF4401A Register Summary**



# <span id="page-22-0"></span>REGISTER DETAILS

#### **Address: 0x00, Default: 0x18, Name: REG0000**



#### **Table 9. Bit Descriptions for REG0000**



### **Address: 0x01, Default: 0x00, Name: REG0001**

![](_page_22_Figure_8.jpeg)

### **Table 10. Bit Descriptions for REG0001**

![](_page_22_Picture_318.jpeg)

#### **Address: 0x10, Default: 0x32, Name: REG0010**

![](_page_23_Figure_3.jpeg)

**[7:0] BIT\_INTEGER\_WORD[7:0] (R/W)**<br>16-Bit Integer Word.

![](_page_23_Picture_388.jpeg)

![](_page_23_Picture_389.jpeg)

### **Address: 0x11, Default: 0x00, Name: REG0011**

![](_page_23_Picture_8.jpeg)

16-Bit Integer Word. **[7:0] BIT\_INTEGER\_WORD[15:8] (R/W)**

**Table 12. Bit Descriptions for REG0011**

![](_page_23_Picture_390.jpeg)

#### **Address: 0x12, Default: 0x40, Name: REG0012**

![](_page_23_Figure_13.jpeg)

### **Table 13. Bit Descriptions for REG0012**

![](_page_23_Picture_391.jpeg)

#### **Address: 0x14, Default: 0x00, Name: REG0014**

![](_page_23_Picture_17.jpeg)

**[7:0] FRAC1WORD[7:0] (R/W)**<br>25-Bit FRAC1 Value.

![](_page_23_Picture_392.jpeg)

![](_page_23_Picture_393.jpeg)

#### **Address: 0x15, Default: 0x00, Name: REG0015**

![](_page_24_Picture_3.jpeg)

25-Bit FRAC1 Value. **[7:0] FRAC1WORD[15:8] (R/W)**

**Table 15. Bit Descriptions for REG0015** 

![](_page_24_Picture_431.jpeg)

**Address: 0x16, Default: 0x00, Name: REG0016**

![](_page_24_Picture_8.jpeg)

25-Bit FRAC1 Value. **[7:0] FRAC1WORD[23:16] (R/W)**

**Table 16. Bit Descriptions for REG0016**

![](_page_24_Picture_432.jpeg)

**Address: 0x17, Default: 0x00, Name: REG0017**

![](_page_24_Figure_13.jpeg)

**Table 17. Bit Descriptions for REG0017** 

![](_page_24_Picture_433.jpeg)

**Address: 0x18, Default: 0x00, Name: REG0018**

![](_page_24_Figure_18.jpeg)

**Table 18. Bit Descriptions for REG0018** 

![](_page_24_Picture_434.jpeg)

**Address: 0x19, Default: 0xE8, Name: REG0019**

![](_page_24_Picture_22.jpeg)

**[7:0] MOD2WORD[7:0] (R/W)**<br>14-Bit MOD2 Value.

**Table 19. Bit Descriptions for REG0019** 

![](_page_24_Picture_435.jpeg)

#### **Address: 0x1A, Default: 0x03, Name: REG001A**

![](_page_25_Figure_3.jpeg)

### **Table 20. Bit Descriptions for REG001A**

![](_page_25_Picture_306.jpeg)

#### **Address: 0x1E, Default: 0x48, Name: REG001E**

![](_page_25_Figure_7.jpeg)

#### **Table 21. Bit Descriptions for REG001E**

![](_page_25_Picture_307.jpeg)

### **Address: 0x1F, Default: 0x01, Name: REG001F**

![](_page_26_Picture_278.jpeg)

**Table 22. Bit Descriptions for REG001F**

![](_page_26_Picture_279.jpeg)

### **Address: 0x20, Default: 0x14, Name: REG0020**

![](_page_26_Figure_7.jpeg)

### **Table 23. Bit Descriptions for REG0020**

![](_page_26_Picture_280.jpeg)

### **Address: 0x22, Default: 0x00, Name: REG0022**

![](_page_27_Figure_3.jpeg)

#### **Table 24. Bit Descriptions for REG0022**

![](_page_27_Picture_284.jpeg)

### **Address: 0x24, Default: 0x80, Name: REG0024**

![](_page_27_Figure_7.jpeg)

#### **Table 25. Bit Descriptions for REG0024**

![](_page_27_Picture_285.jpeg)

# **Address: 0x25, Default: 0x07, Name: REG0025**

![](_page_28_Figure_3.jpeg)

#### **Table 26. Bit Descriptions for REG0025**

![](_page_28_Picture_282.jpeg)

### **Address: 0x27, Default: 0xC5, Name: REG0027**

![](_page_28_Figure_7.jpeg)

#### **Table 27. Bit Descriptions for REG0027**

![](_page_28_Picture_283.jpeg)

# [ADF4401A](http://www.analog.com/ADF4401A?doc=ADF4401A.pdf) Data Sheet

#### **Address: 0x28, Default: 0x03, Name: REG0028**

![](_page_29_Figure_3.jpeg)

#### **Table 28. Bit Descriptions for REG0028**

![](_page_29_Picture_304.jpeg)

### **Address: 0x2B, Default: 0x01, Name: REG002B**

![](_page_29_Figure_7.jpeg)

#### **Table 29. Bit Descriptions for REG002B**

![](_page_29_Picture_305.jpeg)

### **Address: 0x2C, Default: 0x44, Name: REG002C**

![](_page_30_Figure_3.jpeg)

#### **Table 30. Bit Descriptions for REG002C**

![](_page_30_Picture_375.jpeg)

### **Address: 0x2D, Default: 0x11, Name: REG002D**

![](_page_30_Figure_7.jpeg)

#### **Table 31. Bit Descriptions for REG002D**

![](_page_30_Picture_376.jpeg)

#### **Address: 0x2E, Default: 0x10, Name: REG002E**

![](_page_30_Figure_11.jpeg)

#### **Table 32. Bit Descriptions for REG002E**

![](_page_30_Picture_377.jpeg)

# [ADF4401A](http://www.analog.com/ADF4401A?doc=ADF4401A.pdf) Data Sheet

#### **Address: 0x2F, Default: 0x92, Name: REG002F**

![](_page_31_Figure_3.jpeg)

#### **Table 33. Bit Descriptions for REG002F**

![](_page_31_Picture_416.jpeg)

# **Address: 0x30, Default: 0x3F, Name: REG0030**

![](_page_31_Picture_7.jpeg)

Sets the Autocalibration Time per Stage. **[7:0] VCO\_BAND\_DIV (R/W)**

#### **Table 34. Bit Descriptions for REG0030**

![](_page_31_Picture_417.jpeg)

#### **Address: 0x31, Default: 0xA7, Name: REG0031**

![](_page_31_Figure_12.jpeg)

Used as Part of the ALC Wait Time and Synthetic Lock Time. **[7:0] TIMEOUT[7:0] (R/W)**

#### **Table 35. Bit Descriptions for REG0031**

![](_page_31_Picture_418.jpeg)

#### **Address: 0x32, Default: 0x04, Name: REG0032**

![](_page_31_Figure_17.jpeg)

#### **Table 36. Bit Descriptions for REG0032**

![](_page_31_Picture_419.jpeg)

# Data Sheet **[ADF4401A](http://www.analog.com/ADF4401A?doc=ADF4401A.pdf)**

![](_page_32_Picture_390.jpeg)

### **Address: 0x33, Default: 0x0C, Name: REG0033**

#### Part of VCO Calibration Routine. 0 0 0 1 1 0 0 1 2 4 5 6 0 7  $\overline{0}$ **[7:5] RESERVED [4:0] SYNTH\_LOCK\_TIMEOUT (R/W)**

#### **Table 37. Bit Descriptions for REG0033**

![](_page_32_Picture_391.jpeg)

### **Address: 0x34, Default: 0x9E, Name: REG0034**

![](_page_32_Figure_8.jpeg)

Reserved. Wait Time for ALC Loop to Settle. **[7:5] VCO\_FSM\_TEST\_MODES (R/W) [4:0] VCO\_ALC\_TIMEOUT (R/W)**

### **Table 38. Bit Descriptions for REG0034**

![](_page_32_Picture_392.jpeg)

#### **Address: 0x35, Default: 0x4C, Name: REG0035**

0  $\overline{0}$ 1  $0<sup>1</sup>$ 2 1 3 1 4 0 0 1 0 5 6 7

ADC Clock Divider. **[7:0] ADC\_CLK\_DIVIDER (R/W)**

### **Table 39. Bit Descriptions for REG0035**

![](_page_32_Picture_393.jpeg)

![](_page_33_Picture_0.jpeg)

#### **Address: 0x36, Default: 0x30, Name: REG0036**

![](_page_33_Figure_3.jpeg)

Reserved. **[7:0] ICP\_ADJUST\_OFFSET (R/W)**

#### **Table 40. Bit Descriptions for REG0036**

![](_page_33_Picture_396.jpeg)

#### **Address: 0x37, Default: 0x00, Name: REG0037**

![](_page_33_Figure_8.jpeg)

**[7:0] SI\_BAND\_SEL (R/W) ——————**<br>Selects Band in Core when Test Mode is Enabled.

#### **Table 41. Bit Descriptions for REG0037**

![](_page_33_Picture_397.jpeg)

#### **Address: 0x38, Default: 0x00, Name: REG0038**

![](_page_33_Figure_13.jpeg)

#### **Table 42. Bit Descriptions for REG0038**

![](_page_33_Picture_398.jpeg)

### **Address: 0x39, Default: 0x07, Name: REG0039**

![](_page_33_Figure_17.jpeg)

#### **Table 43. Bit Descriptions for REG0039**

![](_page_33_Picture_399.jpeg)

# Data Sheet **[ADF4401A](http://www.analog.com/ADF4401A?doc=ADF4401A.pdf)**

![](_page_34_Picture_278.jpeg)

**Address: 0x3A, Default: 0x55, Name: REG003A**

![](_page_34_Figure_4.jpeg)

VCO Calibration ADC Offset Correction. **[7:0] ADC\_OFFSET (R/W)**

#### **Table 44. Bit Descriptions for REG003A**

![](_page_34_Picture_279.jpeg)

#### **Address: 0x3E, Default: 0x0C, Name: REG003E**

![](_page_34_Figure_9.jpeg)

### **Table 45. Bit Descriptions for REG003E**

![](_page_34_Picture_280.jpeg)

#### **Address: 0x3F, Default: 0x80, Name: REG003F**

![](_page_35_Figure_3.jpeg)

**[7:0] RESERVED**

**Table 46. Bit Descriptions for REG003F**

![](_page_35_Picture_387.jpeg)

**Address: 0x40, Default: 0x50, Name: REG0040**

![](_page_35_Figure_8.jpeg)

**[7:0] RESERVED**

![](_page_35_Picture_388.jpeg)

![](_page_35_Picture_389.jpeg)

**Address: 0x41, Default: 0x28, Name: REG0041**

![](_page_35_Figure_13.jpeg)

#### **Table 48. Bit Descriptions for REG0041**

![](_page_35_Picture_390.jpeg)

**Address: 0x47, Default: 0xC0, Name: REG0047**

![](_page_35_Figure_17.jpeg)

**Table 49. Bit Descriptions for REG0047**

![](_page_35_Picture_391.jpeg)

**Address: 0x52, Default: 0xF4, Name: REG0052**

![](_page_35_Figure_21.jpeg)

**[7:0] RESERVED**

### **Table 50. Bit Descriptions for REG0052**

![](_page_35_Picture_392.jpeg)

#### **Address: 0x6E, Default: 0x00, Name: REG006E**

![](_page_36_Picture_3.jpeg)

Open-Loop VCO Counter Readback. **[7:0] VCO\_DATA\_READBACK[7:0] (R)**

### **Table 51. Bit Descriptions for REG006E**

![](_page_36_Picture_425.jpeg)

**Address: 0x6F, Default: 0x00, Name: REG006F**

![](_page_36_Figure_8.jpeg)

**[7:0] VCO\_DATA\_READBACK[15:8] (R)**<br>Open-Loop VCO Counter Readback.

#### **Table 52. Bit Descriptions for REG006F**

![](_page_36_Picture_426.jpeg)

#### **Address: 0x72, Default: 0x32, Name: REG0072**

![](_page_36_Figure_13.jpeg)

#### **Table 53. Bit Descriptions for REG0072**

![](_page_36_Picture_427.jpeg)

#### **Address: 0x73, Default: 0x00, Name: REG0073**

![](_page_36_Figure_17.jpeg)

#### **Table 54. Bit Descriptions for REG0073**

![](_page_36_Picture_428.jpeg)

# [ADF4401A](http://www.analog.com/ADF4401A?doc=ADF4401A.pdf) Data Sheet

**Address: 0x7C, Default: 0x00, Name: REG007C**

![](_page_37_Figure_3.jpeg)

Readback of the Lock Detect Bit for Calibration PLL.

**Table 55. Bit Descriptions for REG007C**

![](_page_37_Picture_110.jpeg)

# <span id="page-38-0"></span>OUTLINE DIMENSIONS

![](_page_38_Figure_3.jpeg)

(CE-80-1)

Dimensions shown in millimeters

# <span id="page-38-1"></span>**ORDERING GUIDE**

![](_page_38_Picture_243.jpeg)

<sup>1</sup> Z = RoHS Compliant Part.

**©2020 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D25577-12/20(0)** 

![](_page_38_Picture_10.jpeg)

www.analog.com

Rev. 0 | Page 39 of 39