

DM74LS169A Synchronous 4-Bit Up/Down Binary Counter

General Description

This synchronous presettable counter features an internal carry look-ahead for cascading in high-speed counting applications. Synchronous operation is provided by having all flip-flops clocked simultaneously, so that the outputs all change at the same time when so instructed by the count-enable inputs and internal gating. This mode of operation helps eliminate the output counting spikes that are normally associated with asynchronous (ripple clock) counters. A buffered clock input triggers the four master-slave flip-flops on the rising edge of the clock waveform.

This counter is fully programmable; that is, the outputs may each be preset either high or low. The load input circuitry allows loading with the carry-enable output of cascaded counters. As loading is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with the data inputs after the next clock pulse.

The carry look-ahead circuitry permits cascading counters for n-bit synchronous applications without additional gating. Both count-enable inputs $(\overline{P} \text{ and } \overline{T})$ must be low to count. The direction of the count is determined by the level of the up/down input. When the input is high, the counter counts up; when low, it counts down. Input \overline{T} is fed forward to enable

the carry outputs. The carry output thus enabled will produce a low-level output pulse with a duration approximately equal to the high portion of the $Q_{\rm A}$ output when counting up, and approximately equal to the low portion of the $Q_{\rm A}$ output when counting down. This low-level overflow carry pulse can be used to enable successively cascaded stages. Transitions at the enable $\overline{\rm P}$ or $\overline{\rm T}$ inputs are allowed regardless of the level of the clock input. All inputs are diode clamped to minimize transmission-line effects, thereby simplifying system design.


This counter features a fully independent clock circuit. Changes at control inputs (enable \overline{P} , enable \overline{T} , load, up/down), which modify the operating mode, have no effect until clocking occurs. The function of the counter (whether enabled, disabled, loading, or counting) will be dictated solely by the conditions meeting the stable setup and hold times.

Features

- Fully synchronous operation for counting and programming.
- Internal look-ahead for fast counting.
- Carry output for n-bit cascading
- Fully independent clock circuit

Connection Diagram

Dual-In-Line Package



Order Number 54LS169DMQB, 54LS169FMQB, 54LS169LMQB, DM54LS169AJ, DM54LS169AW, DM74LS169AM or DM74LS169AN See Package Number E20A, J16A, M16A, N16E or W16A

Absolute Maximum Ratings (Note 1)

Supply Voltage 7V
Input Voltage 7V
Operating Free Air Temperature Range

DM54LS and 54LS DM74LS Storage Temperature Range -55°C to +125°C 0°C to +70°C -65°C to +150°C

Recommended Operating Conditions

Symbol	Parameter			DM54LS169A			DM74LS169A		
			Min	Nom	Max	Min	Nom	Max	1
V _{CC}	Supply Voltage		4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	ge	2			2			V
V _{IL}	Low Level Input Voltage				0.7			0.8	V
I _{OH}	High Level Output Current				-0.4			-0.4	mA
I _{OL}	Low Level Output Curr	ent			4			8	mA
f _{CLK}	Clock Frequency (Note	2)	0		25	0		25	MHz
	Clock Frequency (Note 3)		0		20	0		20	MHz
t _W	Clock Pulse Width (Note 4)		25			25			ns
t _{su}	Setup Time	Data	20			20			
	(Note 4)	Enable T or P	20			20			ns
		Load	25			25			
		U/D	30			30			1
t _H	Hold Time (Note 4)		0			0			ns
T _A	Free Air Operating Temperature		-55		125	0		70	°C

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: C_L = 15 pF, R_L = 2 k Ω , T_A = 25°C and V_{CC} = 5V.

Note 3: $C_L = 50 \text{ pF}, R_L = 2 \text{ k}\Omega, T_A = 25^{\circ}\text{C} \text{ and } V_{CC} = 5\text{V}.$

Note 4: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Symbol	ymbol Parameter Cond		s Min		Typ (Note 5)	Max	Units
V _I	Input Clamp Voltage	V _{CC} = Min, I _I = -18 mA				-1.5	V
V _{OH}	High Level Output	V _{CC} = Min, I _{OH} = Max	DM54	2.5	3.4		V
	Voltage	V _{IL} = Max, V _{IH} = Min	DM74	2.7	3.4		
V _{OL}	Low Level Output	V _{CC} = Min, I _{OL} = Max	DM54		0.25	0.4	
	Voltage	V _{IL} = Max, V _{IH} = Min	DM74		0.35	0.5	V
		I _{OL} = 4 mA, V _{CC} = Min	DM74		0.25	0.4	
I ₁	Input Current @ Max	V _{CC} = Max	Enable T			0.2	mA
	Input Voltage	V _I = 7V	Others			0.1	
I _{IH}	High Level Input	V _{CC} = Max	Enable T			40	μA
	Current	V _I = 2.7V	Others			20	
I _{IL}	Low Level Input	V _{CC} = Max	Enable T			-0.8	mA
	Current	V _I = 0.4V	Others			-0.4	
los	Short Circuit	V _{CC} = Max	DM54	-20		-100	mA
	Output Current	(Note 6)	DM74	-20		-100	
I _{cc}	Supply Current	V _{CC} = Max(Note 7)	•		20	34	mA

Note 5: All typicals are at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$.


Note 6: Not more than one output should be shorted at a time, and the duration should not exceed one second.


Note 7: I_{CC} is measured after a momentary 4.5V, then ground, is applied to the CLOCK with all other inputs grounded and all the outputs open.


 $\begin{array}{c} \textbf{Switching Characteristic} \\ \text{at V}_{\text{CC}} = 5 \text{V and T}_{\text{A}} = 25 ^{\circ} \text{C (for Test Waveforms and Output Load)} \end{array}$

Symbol		From (Input) To (Output)					
	Parameter		C _L = 15 pF		C _L = 50 pF		Units
			Min	Max	Min	Max	1
f _{MAX}	Maximum Clock		25		20		MHz
	Frequency						
t _{PLH}	Propagation Delay Time	Clock to		35		39	ns
	Low to High Level Output	Ripple Carry					
t _{PHL}	Propagation Delay Time	Clock to		35		44	ns
	High to Low Level Output	Ripple Carry					
t _{PLH}	Propagation Delay Time	Clock to		20		24	ns
	Low to High Level Output	Any Q					
t _{PHL}	Propagation Delay Time	Clock to		23		32	ns
	High to Low Level Output	Any Q					
t _{PLH}	Propagation Delay Time	Enable T to		18		24	ns
	Low to High Level Output	Ripple Carry					
t _{PHL}	Propagation Delay Time	Enable T to		18		28	ns
	High to Low Level Output	Ripple Carry					
t _{PLH}	Propagation Delay Time	Up/Down to		25		30	ns
	Low to High Level Output	Ripple Carry (Note 8)					
t _{PHL}	Propagation Delay Time	Up/Down to		29		38	ns
	High to Low Level Output	Ripple Carry (Note 8)					


Note 8: The propagation delay from UP/DOWN to RIPPLE CARRY must be measured with the counter at either a minimum or a maximum count. As the logic level of the up/down input is changed, the ripple carry output will follow. If the count is minimum, the ripple carry output transition will be in phase. If the count is maximum, the ripple carry output will be out of phase.










Physical Dimensions inches (millimeters) unless otherwise noted (Continued)








16-Lead Small Outline Molded Package (M) Order Number DM74LS169AM Package Number M16A



16-Lead Molded Dual-In-Line Package (N) Order Number DM74LS169AN Package Number N16E

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



16-Lead Ceramic Flat Package (W) Order Number 54LS169FMQB or DM54LS169AW Package Number W16A

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DE-VICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMI-CONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Fairchild Semiconductor Corporation Americas Customer Response Center

Tel: 1-888-522-5372

www.fairchildsemi.com

Fairchild Semiconductor Europe

Fax: +49 (0) 1 80-530 85 86

Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 8 141-35-0
English Tel: +44 (0) 1 793-85-68-56
Italy Tel: +39 (0) 2 57 5631

Fairchild Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon

Hong Kong Tel: +852 2737-7200 Fax: +852 2314-0061 National Semiconductor Japan Ltd. Tel: 81-3-5620-6175 Fax: 81-3-5620-6179