

CY7B9945V RoboClock® High-Speed Multi-Phase PLL Clock Buffer

Features

- 500 ps max Total Timing Budget (TTB™) window
- 24 MHz-200 MHz input and Output Operation
- Low Output-output skew < 200 ps
- \blacksquare 10 + 1 LVTTL outputs driving 50 Ω terminated lines
- Dedicated feedback output
- Phase adjustments in 625 ps/1300 ps steps up to +10.4 ns
- 3.3-V LVTTL/LVPECL, Fault Tolerant, and Hot Insertable Reference Inputs
- Multiply or Divide Ratios of 1 through 6, 8, 10, and 12
- Individual Output Bank Disable
- Output High Impedance Option for Testing Purposes
- Integrated Phase Locked Loop (PLL) with Lock Indicator
- Low Cycle-cycle jitter (<100 ps peak-peak)
- 3.3 V Operation
- Industrial Temperature Range: -40 °C to +85 °C
- 52-pin 1.4 mm TQFP package

Functional Description

The CY7B9945V high-speed multi-phase PLL clock buffer offers user selectable control over system clock functions. This multiple output clock driver provides the system integrator with functions necessary to optimize the timing of high performance computer and communication systems.

The device features a guaranteed maximum TTB window specifying all occurrences of output clocks. This includes the input reference clock across variations in output frequency, supply voltage, operating temperature, input edge rate, and process.

Ten configurable outputs each drive terminated transmission lines with impedances as low as 50 Ω while delivering minimal and specified output skews at LVTTL levels. The outputs are arranged in two banks of four and six outputs. These banks enable a divide function of 1 to 12, with phase adjustments in 625 ps-1300 ps increments up to ± 10.4 ns. The dedicated feedback output enables divide-by functionality from 1 to 12 and limited phase adjustments. However, if needed, any one of the ten outputs can be connected to the feedback input as well as driving other inputs.

Selectable reference input is a fault tolerant feature that enables smooth change over to a secondary clock source when the primary clock source is not in operation. The reference inputs and feedback inputs are configurable to accommodate both LVTTL or Differential (LVPECL) inputs. The completely integrated PLL reduces jitter and simplifies board layout.

For a complete list of related documentation, [click here](http://www.cypress.com/?rID=13828).

PLL REFSEL
FBK \circ F 2Q0 $2Q₁$ 2Q2 2Q3 D ivide and Phase S elect D IS2 LOCK F S 100 1Q1 1Q2 1Q3 D ivide and Phase S elect 3 ক্ত 2F0 $2F1$ 3 3 2DS0 $2DS₁$ D ivide and Phase S elect FBF0 গ্ৰ 3 FBDS0 FBDS1 D IS 1 REFA-REFA+ REFB-REFB+ 3 3 13. 1F0 1F1 3 3 1F2 1F3 3 13. 1_{DS} 1DS1 2Q4 205 MODE

Logic Block Diagram

Cypress Semiconductor Corporation • 198 Champion Court • San Jose, CA 95134-1709 • 408-943-2600 Document Number: 38-07336 Rev. *P Revised April 8, 2019

Contents

Pinouts

Pin Definitions

Block Diagram Description

The PLL adjusts the phase and the frequency of its output signal to minimize the delay between the reference (REFA/B+, REFA/B–) and the feedback (FB) input signals.

The CY7B9945V has a flexible REF input scheme. These inputs enable the use of either differential LVPECL or single ended LVTTL inputs. To configure as single ended LVTTL inputs, leave the complementary pin open (internally pulled to 1.5 V), then the other input pin is used as a LVTTL input. The REF inputs are also tolerant to hot insertion.

The REF inputs are changed dynamically. When changing from one reference input to the other reference input of the same frequency, the PLL is optimized to ensure that the clock outputs period is not less than the calculated system budget

(tMIN = tREF (nominal reference period) – tCCJ (cycle-cycle jitter) – tPDEV (max. period deviation)) while reacquiring lock.

The FS control pin setting determines the nominal operational frequency range of the divide by one output (fNOM) of the device. fNOM is directly related to the VCO frequency. The FS setting for the device is shown in [Table 1.](#page-4-2) For CY7B9945V, the upper fNOM range extends from 96 MHz to 200 MHz.

Table 1. Frequency Range Select

Time Unit Definition

Selectable skew is in discrete increments of time unit (t_U) . The value of a t_U is determined by the FS setting and the maximum nominal output frequency. The equation determines the t_U value as follows:

 $t_U = 1/(f_{\text{NOM}} \times N)$.

N is a multiplication factor that is determined by the FS setting. f_{NOM} is nominal frequency of the device. N is defined in [Table 2](#page-4-3).

Divide and Phase Select Matrix

The Divide Select Matrix is comprised of three independent banks: two of clock outputs and one for feedback. The Phase Select Matrix, enables independent phase adjustments on 1Q[0:1], 1Q[2:3] and 2Q[0:5]. The frequency of 1Q[0:3] is controlled by 1DS[0:1] while the frequency of 2Q[0:5] is controlled by 2DS[0:1]. The phase of 1Q[0:1] is controlled by 1F[0:1], that of 1Q[2:3] is controlled by 1F[2:3] and that of 2Q[0:5] is controlled by 2F[0:1].

The high fanout feedback output buffer (QF) connects to the feedback input (FBK).This feedback output has one phase function select input (FBF0) and two divider function selects FBDS[0:1].

The phase capabilities that are chosen by the phase function select pins are shown in [Table 3.](#page-5-1) The divide capabilities for each bank are shown in [Table 4](#page-5-2)*.*

Table 3. Output Phase Select

Table 4. Output Divider Select

[Figure 2 on page 7](#page-6-0) shows the timing relationship of programmable skew outputs. All times are measured with respect to REF with the output used for feedback programmed with $0t_U$ skew. The PLL naturally aligns the rising edge of the FB input and REF input. If the output used for feedback is programmed to another skew position, then the whole t_U matrix shifts with respect to REF. For example, if the output used for feedback is programmed to shift –4tU, then the whole matrix is shifted forward in time by 4tU. Thus an output programmed with 4tU of skew gets effectively be skewed $8t_U$ with respect to REF.

Note

2. The level set on FS is determined by the "nominal" operating frequency (f_{NOM)} of the V_{CO} and Phase Generator. f_{NOM} always appears on an output when the output
is operating in the undivided mode. The REF and FB a

Figure 2. Typical Outputs with FB Connected to a Zero-Skew Output [[3\]](#page-6-1)

Note 3. BK1Q denotes following the skew setting of indicated Bank1 outputs.

Output Disable Description

The output of each output bank can be independently put into a HOLD OFF or high impedance state. The combination of the MODE and DIS[1:2] inputs determines the clock outputs' state for each bank. When the DIS[1:2] is LOW, the outputs of the corresponding banks are enabled. When DIS[1:2] is HIGH, the outputs for that bank are disabled to a high impedance (HI-Z) or HOLD OFF state. [Table 5](#page-7-4) defines the disabled outputs functions.

The HOLD OFF state is a power saving feature. An output bank is disabled to the HOLD OFF state in a maximum of six output clock cycles from the time the disable input is HIGH. When disabled to the HOLD OFF state, outputs are driven to a logic LOW state on their falling edges. This makes certain that the output clocks are stopped without a glitch. When a bank of outputs is disabled to HI-Z state, the respective bank of outputs go High-Z immediately.

Table 5. DIS[1:2] Functionality

Lock Detect Output Description

The LOCK detect output indicates the lock condition of the integrated PLL. Lock detection is accomplished by comparing the phase difference between the reference and feedback inputs. Phase error is declared when the phase difference between the two inputs is greater than the specified device propagation delay limit t_{PD} .

When in the locked state, after four or more consecutive feedback clock cycles with phase errors, the LOCK output is forced LOW to indicate out-of-lock state.

When in the out-of-lock state, 32 consecutive phase errorless feedback clock cycles are required to enable the LOCK output to indicate lock condition (LOCK = HIGH).

If the feedback clock is removed after LOCK has gone HIGH, a "Watchdog" circuit is implemented to indicate the out-of-lock condition after a time-out period by deasserting LOCK LOW. This time out period is based upon a divided down reference clock.

This assumes that there is activity on the selected REF input. If there is no activity on the selected REF input then the LOCK detect pin does not accurately reflect the state of the internal PLL.

Factory Test Mode Description

The device enters factory test mode when the MODE is driven to MID. In factory test mode, the device operates with its internal PLL disconnected; input level supplied to the reference input is used in place of the PLL output. In TEST mode the FB input is tied LOW. All functions of the device remain operational in factory test mode except the internal PLL and output bank disables. The MODE input is designed as a static input. Dynamically toggling this input from LOW to HIGH temporarily causes the device to go into factory test mode (when passing through the MID state).

When in the test mode, the device is reset to a deterministic state by driving the DIS2 input HIGH. Doing so disables all outputs and, after the selected reference clock pin has five positive transitions, all internal finite state machines (FSM) are set at a deterministic state. The states depend on the configurations of the divide, skew and frequency selection. All clock outputs stay in High-Z mode and all FSMs stay in the deterministic state until DIS2 is deasserted. This causes the device to reenter factory test mode.

Safe Operating Zone

[Figure 3](#page-7-5) shows the operating condition of the device not exceeding its allowable maximum junction temperature of 150°C. [Figure 3](#page-7-5) shows the maximum number of outputs that can operate at 185 MHz (with 25 pF load and no air flow) or 200 MHz (with 10-pF load and no air flow) at various ambient temperatures. At the limit line, all other outputs are configured to divide-by-two (i.e., operating at 92.5 MHz) or lower frequencies. The device operates below maximum allowable junction temperature of 150 °C when its configuration (with the specified constraints) falls within the shaded region (safe operating zone). [Figure 3](#page-7-5) shows that at 85 °C, the maximum number of outputs that can operate at 200 MHz is 6.

Figure 3. Typical Safe Operating Zone

Absolute Maximum Conditions

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Operating Range

Electrical Characteristics

Over the Operating Range

Notes

5. This is for non-three level inputs.

^{4.} These inputs are normally wired to V_{CC}, GND, or left unconnected (actual threshold voltages vary as a percentage of V_{CC}). Internal termination resistors hold the
unconnected inputs are switched, the function and ti

Capacitance

Thermal Resistance

AC Test Loads and Waveforms

Notes

^{6.} These parameters are guaranteed by design and are not tested. 7. Assumes 25 pF Maximum Load Capacitance up to 185 MHz. At 200 MHz the maximum load is 10 pF.

Switching Characteristics

Over the Operating Range [[8,](#page-10-8) [9,](#page-10-10) [10,](#page-10-11) [11](#page-10-12), [12\]](#page-10-3)

Notes

- 8. This is for non-three level inputs.
- 9. Both outputs of pair must be terminated, even if only one is being used.

10. Each package must be properly decoupled.

- 11. AC parameters are measured at 1.5 V, unless otherwise indicated.
- 12. Test Load C_L= 25 pF, terminated to V_{CC}/2 with 50 Ω up to185 MHz and 10 pF load to 200 MHz.

13. Tested initially and after any design or process changes that affect these parameters.

14. TTB is the window between the earliest and the latest output clocks with respect to the input reference clock across variations in output frequency, supply voltage, operating temperature, input clock edge rate, and process. The measurements are taken with the AC test load specified and include output-output skew, cycle-cycle
jitter, and dynamic phase error. TTB is equal to or smaller

16. Guaranteed by statistical correlation. Tested initially and after any design or process changes that affects these parameters.

17. Rise and fall times are measured between 2.0 V and 0.8 V.

- 18. f_{NOM} must be within the frequency range defined by the same FS state.
-

^{15.} SKEW is defined as the time between the earliest and the latest output transition among all outputs for which the same phase delay has been selected when all
outputs are loaded with 25 pF and properly terminated up to

^{19.} t_{PWH} is measured at 2.0 V. t_{PWL} is measured at 0.8 V.
20. f_{NOM} must be within the frequency range defined by the same FS state.

Switching Characteristics (continued)

Over the Operating Range [8, 9, 10, 11, 12]

Notes

-
- 23. For t_{OZA} minimum, C_L = 0 pF. For t_{OZA} maximum, C_L= 25 pF to 185 MHz or 10 pF to 200 MHz.
24. Tested initially and after any design or process changes that affect these parameters.
-
- 25. These figures are for illustration purposes only. The actual ATE loads may vary.

^{21.} SKEW is defined as the time between the earliest and the latest output transition among all outputs for which the same phase delay has been selected when all
outputs are loaded with 25 pF and properly terminated up to

AC Timing Diagram

Figure 5. AC Timing Diagram

Ordering Information

Ordering Code Definitions

Package Diagram

Figure 6. 52-pin TQFP (10 × 10 × 1.4 mm) Package Outline, 51-85131

DIMENSIONS ARE IN MILLIMETERS Package Weight - Refer to PMDD spec.

51-85131 *C

Acronyms

Table 6. Acronyms Used in this Document

Document Conventions

Units of Measure

Table 7. Units of Measure

Document History Page

Document History Page (continued)

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](http://www.cypress.com/go/locations).

[Products](http://www.cypress.com/go/products)

[PSoC](http://www.cypress.com/psoc)® [Solutions](http://www.cypress.com/psoc)

[PSoC 1](http://www.cypress.com/products/psoc-1) | [PSoC 3](http://www.cypress.com/products/psoc-3) | [PSoC 4](http://www.cypress.com/products/psoc-4) [| PSoC 5LP](http://www.cypress.com/products/32-bit-arm-cortex-m3-psoc-5lp) | [PSoC 6 MCU](http://cypress.com/psoc6)

[Cypress Developer Community](http://www.cypress.com/cdc) [Community |](https://community.cypress.com/welcome) [Projects](http://www.cypress.com/projects) | [Video](http://www.cypress.com/video-library) | [Blogs](http://www.cypress.com/blog) | [Training](http://www.cypress.com/training) | [Components](http://www.cypress.com/cdc/community-components)

[Technical Support](http://www.cypress.com/support) [cypress.com/support](http://www.cypress.com/support)

© Cypress Semiconductor Corporation, 2002–2019. This document is the property of Cypress Semiconductor Corporation and its subsidiaries ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress
reserves all rights under su rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce
the Software so indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by
Cypress, unmodified to ma

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress shall have no liability arising out of any security breach, such
as unauthorized access t CYPRESS PRODUCTS, WILL BE FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION (collectively, "Security Breach"). Cypress disclaims any liability relating to any Security Breach, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from any Security Breach. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or
circuit described in this means any device or system whose failure could cause personal injury, death, or property damage. Examples of High-Risk Devices are weapons, nuclear installations, surgical implants, and other
medical devices. "Critical Co Device, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from any use of a Cypress product as a Critical Component in a High-Risk Device. You shall indemnify and hold Cypress, its directors, officers, employees, agents, affiliates, distributors, and assigns harmless from
and against all claims, product as a Critical Component in a High-Risk Device. Cypress products are not intended or authorized for use as a Critical Component in any High-Risk Device except to the limited extent that (i) Cypress's published data sheet for the product explicitly states Cypress has qualified the product for use in a specific High-Risk Device, or (ii) Cypress has given you advance written authorization to
use the product as a

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 38-07336 Rev. *P Revised April 8, 2019 Page 19 of 19

RoboClock is a registered trademark, and Total Timing Budget and TTB are trademarks of Cypress Semiconductor Corporation.