

Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All recreations are done with the approval of the OCM.

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceed the OCM data sheet.

Quality Overview

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-35835
 - · Class Q Military
 - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
- Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OEM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

TL500I, TL500C, TL501I, TL501C, TL502C, TL503C ANALOG-TO-DIGITAL-CONVERTER BUILDING BLOCKS

D2477 DECEMBER 1979-- REVISED JANUARY 1989

TL500I, TL500C, TL501I, TL501C ANALOG PROCESSORS

- True Differential Inputs
- Automatic Zero
- Automatic Polarity
- High Input Impedance . . . 109 Ohms Typically

TL5001, TL500C CAPABILITIES

- Resolution . . .14 Bits (with TL502C)
- Linearity Error . . . 0.001%
- 4 1/2-Digit Readout Accuracy with External Precision Reference

TL502C/TL503C DIGITAL PROCESSORS

- Fast Display Scan Rates
- Internal Oscillator May Be Driven or Free-Running
- Interdigit Blanking
- Over-Range Blanking
- 4 1/2-Digit Display Circuitry
- High-Sink-Current Digit Driver for Large Displays

TL501I, TL501C CAPABILITIES

- Resolution . . . 10-13 Bits (with TL502C)
- Linearity Error . . . 0.01%
- 3 1/2-Digit Readout Accuracy

TL502C CAPABILITIES

- Compatible with Popular Seven-Segment Common-Anode Displays
- High-Sink-Current Segment Driver for Large Displays

TL503C CAPABILITIES

- Multiplexed BCD Outputs
- High-Sink-Current BCD Outputs



Caution. These devices have limited built-in gate protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

description

The TL500I, TL500C, TL501I, and TL501C analog processors and TL502C and TL503C digital processors provide the basic functions for a dual-slope-integrating analog-to-digital converter.

The TL500 and TL501 contain the necessary analog switches and decoding circuits, reference voltage generator, buffer, integrator, and comparator. These devices may be controlled by the TL502C, TL503C, by discrete logic, or by a software routine in a microprocessor.

The TL502C and TL503C each includes oscillator, counter, control logic, and digit enable circuits. The TL502C provides multiplexed outputs for seven-segment displays, while the TL503C has multiplexed BCD outputs.

When used in complementary fashion, these devices form a system that features automatic zero-offset compensation, true differential inputs, high input impedance, and capability for 4 1/2-digit accuracy. Applications include the conversion of analog data from high-impedance sensors of pressure, temperature, light, moisture, and position. Analog-to-digital-logic conversion provides display and control signals for weight scales, industrial controllers, thermometers, light-level indicators, and many other applications.



Copyright © 1979, Texas Instruments Incorporated

TL5001, TL500C, TL5011, TL501C, TL502C, TL503C ANALOG-TO-DIGITAL-CONVERTER BUILDING BLOCKS

principles of operation

The basic principle of dual-slope-integrating converters is relatively simple. A capacitor, Cx, is charged through the integrator from VCT for a fixed period of time at a rate determined by the value of the unknown voltage input. Then the capacitor is discharged at a fixed rate (determined by the reference voltage) back to VCT where the discharge time is measured precisely. The relationship of the charge and discharge values are shown below (see Figure 1).

$$V_{CX} = V_{CT} - \frac{V_{I}t_1}{R_X C_X}$$
 Charge (1)

$$V_{CT} = V_{CX} - \frac{V_{ref} t_2}{R_X C_X}$$
 Discharge (2)

Combining equations 1 and 2 results in:

$$\frac{V_{I}}{V_{ref}} = -\frac{t_{2}}{t_{1}} \tag{3}$$

where:

VCT = Comparator (offset) threshold voltage

VCX = Voltage change across CX during t1 and during t2 (equal in magnitude)

V_I = Average value of input voltage during t₁

t₁ = Time period over which unknown voltage is integrated

to = Unknown time period over which a known reference voltage is integrated.

Equation (3) illustrates the major advantages of a dual-slope converter:

- a. Accuracy is not dependent on absolute values of t1 and t2, but is dependent on their ratios. Longterm clock frequency variations will not affect the accuracy.
- b. Offset values, VCT, are not important.

The BCD counter in the digital processor (see Figure 2) and the control logic divide each measurement cycle into three phases. The BCD counter changes at a rate equal to one-half the oscillator frequency.

auto-zero phase

The cycle begins at the end of the integrate-reference phase when the digital processor applies low levels to inputs A and B of the analog processor. If the trigger input is at a high level, a free-running condition exists and continuous conversions are made. However, if the trigger input is low, the digital processor stops the counter at 20,000, entering a hold mode. In this mode, the processor samples the trigger input every 4000 oscillator pulses until a high level is detected. When this occurs, the counter is started again and is carried to completion at 30,000. The reference voltage is stored on reference capacitor Cref, comparator offset voltage is stored on integration capacitor Cx, and the sum of the buffer and integrator offset voltages is stored on zero capacitor C7. During the auto-zero phase, the comparator output is characterized by an oscillation (limit cycle) of indeterminate waveform and frequency that is filtered and d-c shifted by the level shifter.

integrate-input phase


The auto-zero phase is completed at a BCD count of 30,000, and high levels are applied to both control inputs to initiate the integrate-input phase. The integrator charges Cx for a fixed time of 10,000 BCD counts at a rate determined by the input voltage. Note that during this phase, the analog inputs see only the high impedance of the noninverting operational amplifier input. Therefore, the integrator responds only to the difference between the analog input terminals, thus providing true differential inputs.



integrate-reference phase

At a BCD count of 39,999 + 1 = 40,000 or 0, the integrate-input phase is terminated and the integrate-reference phase is begun by sampling the comparator output. If the comparator output is low corresponding to a negative average analog input voltage, the digital processor applies a low and a high to inputs A and B, respectively, to apply the reference voltage stored on C_{ref} to the buffer. If the comparator output is high corresponding to a positive input, inputs A and B are made high and low, respectively, and the negative of the stored reference voltage is applied to the buffer. In either case, the processor automatically selects the proper logic state to cause the integrator to ramp back toward zero at a rate proportional to the reference voltage. The time required to return to zero is measured by the counter in the digital processor. The phase is terminated when the integrator output crosses zero and the counter contents are transferred to the register, or when the BCD counter reaches 20,000 and the over-range indication is activated. When activated, the over-range indication blanks all but the most significant digit and sign.


Seventeen parallel bits (4-1/2 digits) of information are strobed into the buffer register at the end of the integration phase. Information for each digit is multiplexed out to the BCD outputs (TL503C) or the seven-segment drivers (TL502C) at a rate equal to the oscillator frequency divided by 200.



*This step is the voltage at pin 2 with respect to analog ground.

FIGURE 1. VOLTAGE WAVEFORMS AND TIMING DIAGRAM





NOTES:


FIGURE 2. BLOCK DIAGRAM OF BASIC ANALOG-TO-DIGITAL CONVERTER USING TL500 OR TL501 AND TL502C OR TL503C ANALOG SWITCHES 84, 87, 89, 810 53, 55, 58 53, 56, 57 CLOSED S1, S2 53, CONTROLS A AND B I I I I COMPARATOR Oscillation ‡_ ÷ I ANALOG Negative INPUT Positive × × Auto Zero Reference Integrate Integrate MODE Hold Input

If the trigger input is low at the beginning of the auto-zero cycle, the system will enter the hold mode. A high level (or open circuit) will signal the digital processor

to continue or resume normal operation. ‡ This is the state of the comparator output as determined by the polarity of the analog input during the integrate input phase.

description of analog processors

The TL500 and TL501 analog processors are designed to automatically compensate for internal zero offsets, integrate a differential voltage at the analog inputs, integrate a voltage at the reference input in the opposite direction, and provide an indication of zero-voltage crossing. The external control mechanism may be a microcomputer and software routing, discrete logic, or a TL502C or TL503C controller. The TL500 and TL501 are designed primarily for simple, cost-effective, dual-slope analog-todigital converters. Both devices feature true differential analog inputs, high input impedance. and an internal reference-voltage source. The TL500 provides 4-1/2-digit readout accuracy when used with a precision external reference voltage. The TL501 provides 100-ppm linearity error and 3-1/2-digit accuracy capability. These devices are manufactured using TI's advanced technology to produce JFET, MOSFET, and bipolar devices on the same chip. The TL500C and TL501C are characterized for operation over the temperature range of 0°C to 70°C. The TL500I and TL501I are characterized for operation from -40°C to 85°C.




NC No internal connection


AVAILABLE OPTIONS

	LINEARITY	PACKAGE					
TA	ERROR	CERAMIC DIP	WIDE-BODY SO				
	ERROR	(J)	(DW)				
0°C to 70°C	0.005% FS	TL500CJ	TL500CDW				
0-0 10 70-0	0.05% FS	TL501CJ	TL501CDW				
~40°C to 85°C	0.005% FS	TL500IJ	TL500IDW				
~ 40 * 0 10 65 * 0	0.05% FS	TL501IJ	TL501IDW				

TL500I, TL500C, TL501I, TL501C ANALOG PROCESSORS

schematics of inputs and outputs





absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Positive supply voltage, V _{CC+} (see Note 1)		+ 18 V
Negative supply voltage, VCC –		-18 V
Input voltage, V ₁		± VCC
Comparator output voltage range (see Note 2)	V to	ACC+
Comparator output sink current (see Note 2)		20 mA
Buffer, reference, or integrator output source current (see Note 2)		10 mA
Total dissipation See Dissipation I	Ratin	g Table
Operating free-air temperature range: TL500I, TL501I	40 t	o 85°C
TL500C, TL501C	°C t	o 70°C
Storage temperature range65°	C to	150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: DW package		260°C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: J package		300 °C

NOTES: 1. Voltage values, except differential voltages, are with respect to the analog ground common pin tied together.

2. Buffer, integrator, and comparator outputs are not short-circuit protected.

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ABOVE TA = 25°C	TA = 70°C POWER RATING	T _A = 85°C POWER RATING
DW	1125 mW	9 mW/°C	720 mW	585 mW
J	1025 mW	8.2 mW/°C	656 mW	533 mW

recommended operating conditions

		MIN	NOM	MAX	UNIT
Positive supply voltage, V _{CC+}		7	12	15	V
Negative supply voltage, V _{CC} -		9	- 12	- 15	V
Reference input voltage, V _{ref(I)}		0.1		5	V
Analog input voltage, V _I				± 5	V.
Differential analog input voltage, VID				10	
High-level input voltage, VIH	Control inputs	2			V
Low-level input voltage, V _{IL}	Control inputs			0.8	V
Peak positive integrator output voltage, VON	1+	+9			V
Peak negative integrator output voltage, Vol		- 5	-		V
Full scale input voltage				2 V _{ref}	
Autozero and reference capacitors, Cz and C	ref	0.2	•		μF
Integrator capacitor, CX		0.2			μF
Integrator resistor, RX		15		100	kΩ
		See			
Integrator time constant, R _X C _X		Note 3	}		
First in the second of the sec	TL500I, TL501I	-40		85	°C
Free-air operating temperature, TA	TL500C, TL501C	0		70	1 ~
Maximum conversion rate with TL502C or TL503C			3	12.5	conv/sec

system electrical characteristics at $V_{CC\pm}=\pm12$ V, $V_{ref}=1,000\pm0.03$ mV, $T_A=25$ °C (unless otherwise noted) (see Figure 3)

PARAMETER	TEST CONDITIONS		TL501			TL500	1	UNIT
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
Zero error			50	300		10	30	μV
Linearity error relative to full scale	V _I = 2 V to 2 V		0.005	0.05		0.001	0.005	%FS
Full scale temperature coefficient	T 6.11		6			6		ppm/°C
Temperature coefficient of zero error	$T_A = full range$		4			1		μV/°C
Rollover error [†]			200	500		30	100	μV
Equivalent peak-to-peak input noise voltage			20			20		μV
Analog input resistance	Pin 1 or 2		109			109		Ω
Common-mode rejection ratio	$V_{IC} = -1 V to +1 V$		86			90		dB
Current into analog input	V _I = ±5 V	1	50			50		pΑ
Supply voltage rejection ratio			90			90	_	dB

[†]Rollover error is the voltage difference between the conversion results of the full-scale positive 2 V and the full-scale negative 2 V. NOTE 3. The minimum integrator time constant may be found by use of the following formula:

Minimum
$$R_X C_X = \frac{V_{1D} \text{ (full scale) } t_1}{|V_{OM} - | - V_1 \text{(pin 2)}}$$

where

V_{ID} = voltage at pin with respect to pin 2

 $V_{\parallel}(\text{pin 2}) = \text{voltage at pin 2 with respect to analog ground}$

t₁ = input integration time seconds



TL5001, TL500C, TL5011, TL501C ANALOG PROCESSORS

electrical characteristics at $V_{CC\pm} = \pm 12 \text{ V}$, $V_{ref} = 1 \text{ V}$, $T_A = 25 \,^{\circ}\text{C}$ (see Figure 3)

integrator and buffer operational amplifiers

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Vio	Input offset voltage			15		mV
1IB	Input bias current			50		pΑ
V _{OM+}	Positive output voltage swing		9	11		V
VOM-	Negative output voltage swing		- 5	- 7		V
AVD	Voltage amplification			110		dB
B ₁	Unity-gain bandwidth			3		MHz
CMRR	Common mode rejection	V _{IC} = -1 V to +1 V		100	_	dB
SR	Output slew rate			5		V/μs

comparator

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VIO	Input offset voltage			15		mV
I _{IB}	Input bias current			50	,	pΑ
AVD	Voltage amplification			100		dB
VOL	Low-level output voltage	I _{OL} = 1.6 mA		200	400	mV
ТОН	High-level output current	V _{OH} = 3 V		5	20	nA

voltage reference output

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{ref(0)}	Reference voltage		1.12	1.22	1.32	V
	Reference-voltage	$T_{\Delta} = \text{full range}$		80		ppm/°C
αV _{ref}	temperature coefficient	A = Idit range				pp 0
ro	Reference output resistance			3		Ω

logic control section

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ΊΗ	High-level input current	V _{IH} = 2 V		. 1	10	μΑ
IIL	Low-level input current	V _{IL} = 0.8 V		- 40	- 300	μA

total device

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ICC+	Positive supply current			15	20	mA
ICC -	Negative supply current			12	18	mA

12 V -12 V 5 V (16)(12)v_{cc-} Vcc+ 100 $k\Omega$ (1) COMPARATOR (10) PRECISION OUTPUT ANALOG MPU **VOLTAGE** 100 $k\Omega$ (9) (2) LOGIC INPUTS SOURCE CONTROL A CONTROLLER V_{ref} (see Note C) 1,000 ±0.03 mV R) REF CONTROL B (4) INPUT C_{ref+} $C_{ref} = 1 \mu F$ -BUFFER t₁ = 100 ms (see Note D) OUTPUT C_{ref}_ from INTEGRATOR VID(full scale)^t1 Cz INPUT $C_Z = 1 \mu F$ VOM-VI(PIN 2) CX = 1 µF (see Note D) INTEGRATOR Cz (see Note D) OUTPUT ANALOG DIGITAL GND COMMON (11) D

PARAMETER MEASUREMENT INFORMATION

NOTES: C. Tests are started approximately 5 seconds after power-on.

D. Capacitors used are TRW's X363UW polypropylene or equivalent for C_X, C_{ref}, and C_Z; however for C_{ref} and C_Z film-dielectric capacitors may be substituted.

DIGITAL COMMON

FIGURE 3. TEST CIRCUIT CONFIGURATION

external-component selection guide

The autozero capacitor C_Z and reference capacitor C_{ref} should be within the recommended range of operating conditions and should have low-leakage characteristics. Most film-dielectric capacitors and some tantalum capacitors provide acceptable results. Ceramic and aluminum capacitors are not recommended because of their relatively high-leakage characteristics.

The integrator capacitor C_X should also be within the recommended range and must have good voltage linearity and low dielectric absorption. A polypropylene-dielectric capacitor similar to TRW's X363UW is recommended for 4-1/2-digit accuracy. For 3-1/2-digit applications, polyester, polycarbonate, and other film dielectrics are usually suitable. Ceramic and electrolytic capacitors are not recommended.

Stray coupling from the comparator output to any analog pin (in order of importance 17, 18, 14, 7, 6, 13, 1, 2, 15) must be minimized to avoid oscillations. In addition, all power supply pins should be bypassed at the package, for example, by a 0.01-µF ceramic capacitor.

Analog and digital common are internally isolated and may be at different potentials. Digital common can be within 4 V of positive or negative supply with the logic decode still functioning properly.

The time constant RXCX should be kept as near the minimum value as possible and is given by the formula:

Minimum
$$R_X C_X = \frac{V_{ID} \text{ (full scale) } t_1}{|V_{OM} - | - V_{I} \text{(pin2)}}$$

where:

VID(full scale) = Voltage on pin 1 with respect to pin 2

t₁ = Input integration time in seconds

 $V_{I(pin2)}$ = Voltage on pin 2 with respect to analog ground.



description of digital processors


The TL502C and TL503C are control logic devices designed to complement the TL500 and TL501 analog processors. They feature interdigit blanking, over-range blanking, an internal oscillator, and a fast display scan rate. The internal-oscillator input is a Schmitt trigger circuit that can be driven by an external clock pulse or provide its own time base with the addition of a capacitor. The typical oscillator frequency is 120 kHz with a 470-pF capacitor connected between the oscillator input and ground.

The TL502C provides seven-segment-display output drivers capable of sinking 100 mA and compatible with popular common-anode displays. The TL503C has four BCD output drivers capable of 100-mA sink currents. The code (see next page and Figure 4) for each digit is multiplexed to the output drivers in phase with a pulse on the appropriate digit-enable line at a digit rate equal to fosc, divided by 200. Each digit-enable output is capable of sinking 20-mA.


The comparator input of each device, in addition to monitoring the output of the zero-crossing detector in the analog processor, may be used in the display test mode to check for wiring and display faults. A high logic level (2 to 6.5 V) at the trigger input with the comparator input at or below 6.5 V starts the integrate-input phase. Voltage levels equal to or greater than 7.9 V on both the trigger and comparator inputs clear the system and set the BCD counter to 20,000. When normal operation resumes, the conversion cycle is restarted at the auto zero phase.

These devices are manufactured using I²L and bipolar techniques. The TL502C and TL503C are characterized for operation from 0 °C to 70 °C.

TL502C . . . N PACKAGE (TOP VIEW)



TL503C . . . N PACKAGE (TOP VIEW)



 $^{\dagger}\text{Pin}$ 18 of TL502C provides an output of f_{OSC} (oscillator frequency) + 20,000.

[‡]D5, the most significant bit, is also the sign bit.

TABLE OF SPECIAL FUNCTIONS VCC = 5 V ± 10%

TRIGGER INPUT	COMPARATOR INPUT	FUNCTION
V ₁ ≤0.8 V	V _I ≤6.5 V	Hold at auto-zero cycle after completion of conversion
2 V≤V ₁ ≤6.5 V V ₁ ≤6.5 V		Normal operation (continuous conversion)
V ₁ ≤6.5 V	V _I ≥7.9 V	Display Test: All BCD outputs high
V _I ≥7.9 V	V ₁ ≤6.5 V	Internal Test
Both inputs to go	V ₁ ≥7.9 V	System clear: Sets BCD counter to 20,000.
simultaneously		When normal operation is resumed, cycle begins with Auto Zero.



DIGIT 5 (MOST SIGNIFICANT DIGIT) CHARACTER CODES


		TL502C SEVEN-SEGMENT LINES								TL503C BCD OUTPUT LINES			
CHARACTER	A	В	С	Ð	E	F		O3	Q2	Q1	00		
	^		·		-	. •			8	4	2	1	
+	Н	Н	Н	Н	L	L	L	Н	L	Н	Ĺ		
+1	н	L	L	н	L	L	L	Н	н	Н	L		
_	L	Н	Н	L	Н	Н	L	Н	L	н	Н		
– 1	L	L	L	L	н	н	Ł	н	н	н	Н		

DIGITS 1 THRU 4 NUMERIC CODE (See Figure 4)

	T	TL5	02C SE	VEN-SE	SMENT	LINES		TL5030	BCD C	UTPUT	LINES
NUMBER	A	В	С	D	E	F	G	ОЗ	Q2	Q1	QO
<u></u>	^	ь	C	U	_	г	G	8	4	2	1
0	L	L	L	L	F	L	Н	L	L	L	L
1	Н	L	L	Н	Н	Н	Н	L	Ł	L	н
2	L	L	Н	L	L	Н	L	L	L	Н	L
3	L	L	L	L	Н	Н	L	L	L	н	Н
4	Н	L	L	Н	Н	L	L	L	Н	L	Ļ
5	L	Н	L	L	н	L	L	L	н	L	н
6	L	Н	L	L	L	L	L	L	Н	н	L
7	L	L	L	н	H	н	н	L	Н	н	Н
8	L	Ł	L	L	L	L	L	Н	L	L	L
9	L	L	L	L	Н	L	L	Н	L	L	H

H = high fevel, L = low level

schematics of inputs and outputs





TL502C, TL503C DIGITAL PROCESSORS

absolute maximum ratings

Supply voltage, V _{CC} (see Note 4)		7	V	
In the state of th	Oscillator	5.5	V	
Input voltage, V _I	Comparator or Trigger	9	─	
	BCD or Segment drivers	120		
Output current	Digit-enable outputs	40	mA	
	Pin 18 (TL502C only)	20	7	
Total power dissipation at (or below) 30°C free-a	1100	mW		
Operating free-air temperature range	0 to 70	°C		
Storage temperature range	-65 to 150	°C		
Lead temperature 1,6 mm (1/16 inch) from case	for 10 seconds	260	°C	

NOTES: 4. Voltage values are with respect to the network ground terminal.

5. For operation above 30 °C free-air temperature, derate linearly to 736 mW at 70 °C at the rate of 9.2 mW/°C.

recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}		4.5	5	5.5	V
High-level input voltage, VIH	Comparator and trigger inputs	2			V
Low-level input voltage, VIL	Comparator and trigger inputs			0.8	V
Operating free-air temperature		0		70	°C

	a constant and a constant and a constant a c	nee-an temperati	ב	
	PARAMETER	TERMINAL	TEST CONDITIONS	-
VıK	Input clamp voltage	All inputs	$V_{CC} = 4.5 \text{ V}, I_{I} = -12 \text{ mA}$	+
٧٦ +	Positive-going input threshold voltage	Oscillator	\(\sigma \) \(\si	+
VT _	Negative-going input threshold voltage	Oscillator	VCC = 5 V	
VT+ - VT - Hysteresis		Oscillator	V _{CC} = 5 V	-


	PARAMETER	TERMINAL	TEST CONDITIONS	SNOIL	F	TL502C	Ŀ	TL503C	-
			Lesi condi	SHOULD	NIN	TYP MAX	Z	TYP MAX	<u> </u>
√!¥	Input clamp voltage	All inputs	VCC = 4.5 V,	lı = -12 mA		0.8 -1.5	┖	1	>
+ L V	Positive-going input	Oscillator	V _{CC} = 5 V						\perp
	Service Property					1	_	2	>
	regative-going input threshold voltage	Oscillator	VCC = 5 V			6.0		6.0	>
VT+ - VT-	Hysteresis	Oscillator	V _{CC} = 5 V		0.4	0 8 0	0	90	
	Input current at		ı		5	1			1
+	positive-going input	Oscillator	VCC = 5 V		-40	- 94 - 170	7	00.	
	threshold voltage		}) }		134	Į.
	Input current at								
ار	negative-going input	Oscillator	V _{CC} = 5 V		40	117 170	-	117 170	
	threshold voltage								Ĭ.
		Digit enable			4.15	4.4	4.15	4.4	
HO.	Fign-level output voltage	Pin 18 (TL502C only)	$V_{CC} = 4.5 \text{ V},$	0 = HO _I	4.25	4.4			>
		Control A and B			4.25	4.4	4.25	4.4	1
		Digit enable		loL = 20 mA				0.2 0.5	
;		Pin 18 (TL502C only)	<u>L</u>	lOL = 10 mA	0	0.15 0.4			1
	Low-level output voltage	Control A and B	V _{CC} = 4.5 V	lot = 2 mA	0.0	0.088 0.4		0.088 0.4	>
		Segment drivers		lot = 100 mA	0	0.17 0.3			
		BCD drivers		OL = 100 mA				0.17 0.3	
<u>-</u> -	Input current	Comparator, Trigger	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	V. – F. F. V.		65 100		65 100	Αй
		Oscillator	, ·	i		-		-	ΑM
≖	High-level input current	Comparator, Trigger	VCC = 55 V	V ₁ = 2 4 V	1	-0.6 -1		-0.6	
		Oscillator		ı		0.5		0.5	Ψ E
ᄪ	Low-level input voltage	Oscillator	VCC = 5.5 V.	V ₁ = 0.4 V	1	-0.1 -0.17		-0.1 -0.17	
		Comparator, Irigger				-1 -1.6		-1 -1.6	¥
		Digit enable		$V_0 = 0.5 \text{ V},$	-2.5	- 4	-2.5	-4	
-	High-level output current	Pin 18 (TL502C only)		$V_0 = 0.5 \text{ V}$	-0.5 -(-0.9			
HO.	(Output transistor off)	Control A and B	V _{CC} = 4.5 V	V ₀ = 0.5 V	-0.25	-0.4	-0.25	-0.4	Ą
		Segment drivers		V ₀ = 5.5 V		0.25			
		BCD drivers		V ₀ = 5.5 V				0.25	
lor.	Low-level output current (Output transistor on)	Digit enable	V _{CC} = 4.5 V,	V ₀ = 3.55 V	18	23			Ą
22		22/	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \					- [_
3		1,1				73 110		73 110	Αm

TL502C, TL503C DIGITAL PROCESSORS

special functions to operating characteristics at 25 °C free-air temperature

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
١.	Input current into	$V_{CC} = 5.5 \text{ V}, \qquad V_{I} = 8.55 \text{ V}$		1.2	1.8	mA
L" _	comparator or trigger inputs	$V_{CC} = 5.5 \text{ V}, V_{I} = 6.25 \text{ V}$			0.5	mA

[†]The comparator and trigger inputs may be used in the normal mode or to perform special functions. See the Table of Special Functions.



NOTE E: The BCD or seven-segment driver outputs are present for a particular digit slightly before the falling edge of that digit enable.

FIGURE 4. TL502C, TL503C DIGIT TIMING WITH 120-kHz CLOCK SIGNAL AT OSCILLATOR INPUT